{"id":"https://openalex.org/W2798497431","doi":"https://doi.org/10.23919/date.2018.8342067","title":"Circuit carving: A methodology for the design of approximate hardware","display_name":"Circuit carving: A methodology for the design of approximate hardware","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798497431","doi":"https://doi.org/10.23919/date.2018.8342067","mag":"2798497431"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342067","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040448624","display_name":"Ilaria Scarabottolo","orcid":"https://orcid.org/0000-0003-1887-0779"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Ilaria Scarabottolo","raw_affiliation_strings":["Faculty of Informatics, Universit\u00e0 della Svizzera italiana, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, Universit\u00e0 della Svizzera italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044467469","display_name":"Giovanni Ansaloni","orcid":"https://orcid.org/0000-0002-8940-3775"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni Ansaloni","raw_affiliation_strings":["Faculty of Informatics, Universit\u00e0 della Svizzera italiana, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, Universit\u00e0 della Svizzera italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001362973","display_name":"Laura Pozzi","orcid":"https://orcid.org/0000-0003-1083-8782"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Laura Pozzi","raw_affiliation_strings":["Faculty of Informatics, Universit\u00e0 della Svizzera italiana, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, Universit\u00e0 della Svizzera italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040448624"],"corresponding_institution_ids":["https://openalex.org/I57201433"],"apc_list":null,"apc_paid":null,"fwci":2.8673,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.91275904,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"545","last_page":"550"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7780199646949768},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6570339798927307},{"id":"https://openalex.org/keywords/maxima-and-minima","display_name":"Maxima and minima","score":0.5120368599891663},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5044301748275757},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.4521295726299286},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.44534507393836975},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.43679752945899963},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.41091418266296387},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39946499466896057},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3966655433177948},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3361992835998535},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3266621232032776},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32424312829971313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32123249769210815},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.22092822194099426},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13057830929756165}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7780199646949768},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6570339798927307},{"id":"https://openalex.org/C186633575","wikidata":"https://www.wikidata.org/wiki/Q845060","display_name":"Maxima and minima","level":2,"score":0.5120368599891663},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5044301748275757},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.4521295726299286},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.44534507393836975},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.43679752945899963},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.41091418266296387},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39946499466896057},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3966655433177948},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3361992835998535},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3266621232032776},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32424312829971313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32123249769210815},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.22092822194099426},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13057830929756165},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342067","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1982780415","https://openalex.org/W1988290377","https://openalex.org/W1996431812","https://openalex.org/W1998917233","https://openalex.org/W2020217519","https://openalex.org/W2034581485","https://openalex.org/W2076536455","https://openalex.org/W2104677471","https://openalex.org/W2105664689","https://openalex.org/W2106484393","https://openalex.org/W2119299853","https://openalex.org/W2121782351","https://openalex.org/W2140145164","https://openalex.org/W2142883190","https://openalex.org/W2165892109","https://openalex.org/W2265166184","https://openalex.org/W2308155233","https://openalex.org/W2535375934","https://openalex.org/W2587701905","https://openalex.org/W2738526920","https://openalex.org/W2759875273","https://openalex.org/W4234974086","https://openalex.org/W4235991875","https://openalex.org/W4236432903","https://openalex.org/W4244112173","https://openalex.org/W4247892942","https://openalex.org/W6647363498","https://openalex.org/W6680702329"],"related_works":["https://openalex.org/W2391274692","https://openalex.org/W2531676558","https://openalex.org/W2118636321","https://openalex.org/W3094426418","https://openalex.org/W2373066471","https://openalex.org/W1508811950","https://openalex.org/W4366380722","https://openalex.org/W2380210889","https://openalex.org/W2379107344","https://openalex.org/W1570032273"],"abstract_inverted_index":{"Systems-on-Chip":[0],"(SoCs)":[1],"commonly":[2],"couple":[3],"low-power":[4],"processors":[5],"and":[6,49,166,186],"dedicated":[7],"hardware":[8],"accelerators,":[9],"which":[10,86],"allow":[11],"the":[12,63,72,90,134,168,176],"execution":[13],"of":[14,74,93,149,171],"high-workload":[15],"and/or":[16],"timing-critical":[17],"applications":[18],"while":[19],"relying":[20],"on":[21,125,175],"constrained":[22],"resources.":[23],"The":[24,152],"functions":[25],"performed":[26],"by":[27,120,130],"accelerators":[28],"are":[29],"often":[30],"robust":[31],"with":[32,45,183,188],"respect":[33,189],"to":[34,43,61,106,142,159,190],"approximations":[35],"that,":[36],"when":[37],"implemented":[38],"in":[39,53,78,88,157,163,180],"HW,":[40],"can":[41,98,139],"lead":[42],"circuits":[44,182],"tangibly":[46],"lower":[47],"area":[48],"power":[50],"consumption.":[51],"Research":[52],"approximate":[54,75],"computing":[55],"aims":[56],"at":[57],"developing":[58],"effective":[59],"strategies":[60],"explore":[62],"ensuing":[64],"correctness/efficiency":[65],"trade-off.":[66],"In":[67],"this":[68,118],"context,":[69],"we":[70],"address":[71],"challenge":[73],"circuit":[76,96,135,173],"design":[77],"an":[79,94,108,113,122],"innovative":[80],"way,":[81],"called":[82],"here":[83],"Circuit":[84],"Carving,":[85],"consists":[87],"identifying":[89],"maximum":[91],"portion":[92],"exact":[95,169],"that":[97],"be":[99,140,161],"discarded":[100],"from":[101,133],"it,":[102],"or":[103],"carved":[104],"out,":[105],"derive":[107],"inexact":[109,181],"version":[110],"not":[111],"exceeding":[112],"error":[114],"threshold.":[115],"We":[116],"achieve":[117],"goal":[119],"proposing":[121],"algorithm":[123,154],"based":[124],"binary":[126],"tree":[127],"exploration,":[128],"bounded":[129],"conditions":[131],"extracted":[132],"topology.":[136],"Our":[137],"approach":[138],"applied":[141],"any":[143],"combinatorial":[144],"circuit,":[145],"without":[146],"a-priori":[147],"knowledge":[148],"its":[150],"functionality.":[151],"proposed":[153],"allows":[155],"back-tracking":[156],"order":[158],"never":[160],"trapped":[162],"local":[164],"minima,":[165],"identifies":[167],"influence":[170],"each":[172],"gate":[174],"output":[177],"correctness,":[178],"resulting":[179],"higher":[184],"efficiency":[185],"accuracy":[187],"state-of-the-art":[191],"greedy":[192],"strategies.":[193]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":12},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-14T08:43:22.919905","created_date":"2025-10-10T00:00:00"}