{"id":"https://openalex.org/W2799115326","doi":"https://doi.org/10.23919/date.2018.8342066","title":"HePREM: Enabling predictable GPU execution on heterogeneous SoC","display_name":"HePREM: Enabling predictable GPU execution on heterogeneous SoC","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799115326","doi":"https://doi.org/10.23919/date.2018.8342066","mag":"2799115326"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342066","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1171854","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035314320","display_name":"Bj\u00f6rn Forsberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Bjorn Forsberg","raw_affiliation_strings":["Swiss Federal Institute of Technology Z\u00fcrich"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology Z\u00fcrich","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Swiss Federal Institute of Technology Z\u00fcrich"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology Z\u00fcrich","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["Swiss Federal Institute of Technology Z\u00fcrich"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology Z\u00fcrich","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5035314320"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.6842,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.93666473,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"539","last_page":"544"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8969525098800659},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7032822966575623},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6376165151596069},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5006303787231445},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.47567835450172424},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4699319303035736},{"id":"https://openalex.org/keywords/execution-model","display_name":"Execution model","score":0.45963746309280396},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4286002814769745},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4259083569049835},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4252828359603882},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4239044189453125},{"id":"https://openalex.org/keywords/worst-case-execution-time","display_name":"Worst-case execution time","score":0.42293819785118103},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37224602699279785},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1852690875530243},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12530410289764404},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11602798104286194}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8969525098800659},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7032822966575623},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6376165151596069},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5006303787231445},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.47567835450172424},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4699319303035736},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.45963746309280396},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4286002814769745},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4259083569049835},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4252828359603882},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4239044189453125},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.42293819785118103},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37224602699279785},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1852690875530243},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12530410289764404},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11602798104286194},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.23919/date.2018.8342066","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/677163","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/677163","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1171854","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171854","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/290961","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/290961","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"doi:10.3929/ethz-b-000290961","is_oa":true,"landing_page_url":"https://doi.org/10.3929/ethz-b-000290961","pdf_url":null,"source":{"id":"https://openalex.org/S7407051236","display_name":"ETH Z\u00fcrich Research Collection","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1171854","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171854","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1908779269","https://openalex.org/W2002004997","https://openalex.org/W2072652898","https://openalex.org/W2102976251","https://openalex.org/W2122969894","https://openalex.org/W2128120785","https://openalex.org/W2149075075","https://openalex.org/W2297094725","https://openalex.org/W2320276994","https://openalex.org/W2323909431","https://openalex.org/W2482244744","https://openalex.org/W2560960843","https://openalex.org/W2562501258","https://openalex.org/W2593897803","https://openalex.org/W2612004223","https://openalex.org/W2733045287","https://openalex.org/W4233118400","https://openalex.org/W4234180294","https://openalex.org/W4243598353","https://openalex.org/W6682152478","https://openalex.org/W6740536669"],"related_works":["https://openalex.org/W1515433387","https://openalex.org/W1484796814","https://openalex.org/W2507397068","https://openalex.org/W3198992024","https://openalex.org/W1839680044","https://openalex.org/W2148449768","https://openalex.org/W115724294","https://openalex.org/W188125679","https://openalex.org/W166889777","https://openalex.org/W2032887775"],"abstract_inverted_index":{"Heterogeneous":[0],"systems-on-a-chip":[1],"are":[2,130],"increasingly":[3],"embracing":[4],"shared":[5],"memory":[6,49,72,81,135,157],"designs,":[7],"in":[8,60,76,105,169],"which":[9],"a":[10,92,112,166],"single":[11],"DRAM":[12],"is":[13,46,147],"used":[14],"for":[15],"both":[16],"the":[17,28,38,58,96,101,106,144,151,170],"main":[18],"CPU":[19],"and":[20,34,57,73,132,136,162],"an":[21],"integrated":[22],"GPU.":[23],"This":[24,98],"architectural":[25],"paradigm":[26],"reduces":[27],"overheads":[29],"associated":[30],"with":[31],"data":[32],"movements":[33],"simplifies":[35],"programmability.":[36],"However,":[37],"deployment":[39],"of":[40,55,108,124,153],"real-time":[41,77],"workloads":[42],"on":[43],"such":[44,86],"architectures":[45],"troublesome,":[47],"as":[48],"contention":[50],"significantly":[51],"increases":[52],"execution":[53,62],"time":[54,63,93],"tasks":[56,85],"pessimism":[59],"worst-case":[61],"(WCET)":[64],"estimates.":[65],"The":[66],"Predictable":[67],"Execution":[68],"Model":[69],"(PREM)":[70],"separates":[71],"computation":[74,125],"phases":[75,82],"codes,":[78],"then":[79],"arbitrates":[80],"from":[83,121],"different":[84],"that":[87,143],"only":[88],"one":[89],"core":[90],"at":[91],"can":[94],"access":[95],"DRAM.":[97],"paper":[99],"revisits":[100],"original":[102],"PREM":[103],"proposal":[104],"context":[107],"heterogeneous":[109],"SoCs,":[110],"proposing":[111],"compiler-based":[113],"approach":[114],"to":[115,149,156,159,165],"make":[116],"GPU":[117,154],"codes":[118],"PREM-compliant.":[119],"Starting":[120],"high-level":[122],"specifications":[123],"offloading,":[126],"suitable":[127],"program":[128],"regions":[129],"selected":[131],"separated":[133],"into":[134],"compute":[137],"phases.":[138],"Our":[139],"experimental":[140],"results":[141],"show":[142],"proposed":[145],"technique":[146],"able":[148],"reduce":[150],"sensitivity":[152],"kernels":[155],"interference":[158],"near":[160],"zero,":[161],"achieves":[163],"up":[164],"20x":[167],"reduction":[168],"measured":[171],"WCET.":[172]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}