{"id":"https://openalex.org/W2799200014","doi":"https://doi.org/10.23919/date.2018.8342053","title":"LARS: Logically adaptable retention time STT-RAM cache for embedded systems","display_name":"LARS: Logically adaptable retention time STT-RAM cache for embedded systems","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799200014","doi":"https://doi.org/10.23919/date.2018.8342053","mag":"2799200014"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342053","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342053","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091718801","display_name":"Kyle Kuan","orcid":"https://orcid.org/0000-0001-8964-1346"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kyle Kuan","raw_affiliation_strings":["Department of Electrical &Computer Engineering, University of Arizona, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical &Computer Engineering, University of Arizona, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075537309","display_name":"Tosiron Adegbija","orcid":"https://orcid.org/0000-0002-2800-4834"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tosiron Adegbija","raw_affiliation_strings":["Department of Electrical &Computer Engineering, University of Arizona, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical &Computer Engineering, University of Arizona, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5091718801"],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":2.7772,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.90564654,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"461","last_page":"466"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8304188251495361},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7942467331886292},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7196334600448608},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.6118411421775818},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5922069549560547},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5317961573600769},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4869338274002075},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41629114747047424},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4144928455352783},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36561107635498047},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36507880687713623},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18634003400802612},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07342880964279175}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8304188251495361},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7942467331886292},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7196334600448608},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.6118411421775818},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5922069549560547},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5317961573600769},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4869338274002075},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41629114747047424},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4144928455352783},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36561107635498047},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36507880687713623},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18634003400802612},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07342880964279175},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342053","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342053","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1974850644","https://openalex.org/W1986890602","https://openalex.org/W2002022853","https://openalex.org/W2010202670","https://openalex.org/W2036853599","https://openalex.org/W2037055732","https://openalex.org/W2042076387","https://openalex.org/W2045257463","https://openalex.org/W2047379549","https://openalex.org/W2049409505","https://openalex.org/W2057386187","https://openalex.org/W2108048675","https://openalex.org/W2141103990","https://openalex.org/W2147657366","https://openalex.org/W2148831941","https://openalex.org/W2155551886","https://openalex.org/W2408825213","https://openalex.org/W2549378984","https://openalex.org/W3143577886","https://openalex.org/W3144074121","https://openalex.org/W6662381614"],"related_works":["https://openalex.org/W2023834321","https://openalex.org/W1785301911","https://openalex.org/W4295791092","https://openalex.org/W2765125965","https://openalex.org/W2128563080","https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2154109900","https://openalex.org/W2497617944","https://openalex.org/W3019064768"],"abstract_inverted_index":{"STT-RAMs":[0,17],"have":[1,32],"been":[2],"studied":[3],"as":[4,117,185],"a":[5,62,92,118,145],"promising":[6],"alternative":[7,120],"to":[8,21,46,53,70,99,154,187],"SRAMs":[9],"in":[10],"embedded":[11],"systems'":[12],"caches":[13],"and":[14,26,38,58,60,96,126,172,178,182],"main":[15],"memories.":[16],"are":[18],"attractive":[19],"due":[20],"their":[22],"low":[23],"leakage":[24],"power":[25,155],"high":[27,39],"density;":[28],"STT-RAMs,":[29],"however,":[30],"also":[31],"drawbacks":[33],"of":[34,131],"long":[35],"write":[36,41,56,124],"latency":[37,57,179],"dynamic":[40,63,189],"energy.":[42],"A":[43],"popular":[44],"solution":[45,89],"this":[47,88,106],"drawback":[48],"relaxes":[49],"the":[50,77,123,175,188],"retention":[51,94,102,137],"time":[52,103],"lower":[54],"both":[55],"energy,":[59],"uses":[61],"refresh":[64,190],"scheme":[65],"that":[66,167],"refreshes":[67,78],"data":[68],"blocks":[69],"prevent":[71],"them":[72],"from":[73],"prematurely":[74],"expiring.":[75],"However,":[76],"can":[79,173],"incur":[80],"overheads,":[81],"thus":[82],"limiting":[83],"optimization":[84],"potential.":[85],"In":[86,105],"addition,":[87],"only":[90,140],"provides":[91],"single":[93],"time,":[95],"cannot":[97],"adapt":[98],"applications'":[100,162],"variable":[101],"requirements.":[104],"paper,":[107],"we":[108],"propose":[109],"LARS":[110,128,148,168],"(Logically":[111],"Adaptable":[112],"Retention":[113],"Time":[114],"STT-RAM)":[115],"cache":[116,129,169],"viable":[119],"for":[121],"reducing":[122],"energy":[125,177],"latency.":[127],"comprises":[130],"multiple":[132],"STT-RAM":[133,152],"units":[134],"with":[135,139],"different":[136],"times,":[138],"one":[141],"unit":[142,153],"on":[143,156,160],"at":[144],"given":[146],"time.":[147],"dynamically":[149],"determines":[150],"which":[151],"during":[157],"runtime,":[158],"based":[159],"executing":[161],"needs.":[163],"Our":[164],"experiments":[165],"show":[166],"is":[170],"low-overhead,":[171],"reduce":[174],"average":[176],"by":[180],"35.8%":[181],"13.2%,":[183],"respectively,":[184],"compared":[186],"scheme.":[191]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}