{"id":"https://openalex.org/W2798567006","doi":"https://doi.org/10.23919/date.2018.8342047","title":"Logic synthesis and defect tolerance for memristive crossbar arrays","display_name":"Logic synthesis and defect tolerance for memristive crossbar arrays","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798567006","doi":"https://doi.org/10.23919/date.2018.8342047","mag":"2798567006"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342047","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007428266","display_name":"Onur Tunali","orcid":"https://orcid.org/0000-0002-2326-0708"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Onur Tunali","raw_affiliation_strings":["Nanoscience and Nanoengineering, Istanbul Technical University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Nanoscience and Nanoengineering, Istanbul Technical University, Istanbul, Turkey","institution_ids":["https://openalex.org/I48912391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010145600","display_name":"Mustafa Altun","orcid":"https://orcid.org/0000-0002-3103-1809"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Mustafa Altun","raw_affiliation_strings":["Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey","institution_ids":["https://openalex.org/I48912391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007428266"],"corresponding_institution_ids":["https://openalex.org/I48912391"],"apc_list":null,"apc_paid":null,"fwci":1.174,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.79652736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"425","last_page":"430"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9045365452766418},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.727109432220459},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6773110628128052},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5972232222557068},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5608698129653931},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.44855058193206787},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41398999094963074},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.38174566626548767},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34877532720565796},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.279934823513031},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.254606693983078},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13972899317741394}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9045365452766418},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.727109432220459},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6773110628128052},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5972232222557068},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5608698129653931},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.44855058193206787},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41398999094963074},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.38174566626548767},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34877532720565796},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.279934823513031},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.254606693983078},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13972899317741394},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/date.2018.8342047","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:polen.itu.edu.tr:11527/18011","is_oa":false,"landing_page_url":"http://hdl.handle.net/11527/18011","pdf_url":null,"source":{"id":"https://openalex.org/S4306400460","display_name":"Istanbul Technical University Academic Open Archive (Istanbul Technical University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48912391","host_organization_name":"Istanbul Technical University","host_organization_lineage":["https://openalex.org/I48912391"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"Conference Paper"},{"id":"pmh:oai:polen.itu.edu.tr:11527/62834","is_oa":false,"landing_page_url":"https://hdl.handle.net/11527/62834","pdf_url":null,"source":{"id":"https://openalex.org/S4306400460","display_name":"Istanbul Technical University Academic Open Archive (Istanbul Technical University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48912391","host_organization_name":"Istanbul Technical University","host_organization_lineage":["https://openalex.org/I48912391"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1981141987","https://openalex.org/W2018774711","https://openalex.org/W2036899386","https://openalex.org/W2107969613","https://openalex.org/W2112181056","https://openalex.org/W2141071915","https://openalex.org/W2141461755","https://openalex.org/W2162651880","https://openalex.org/W2165911664","https://openalex.org/W2216132385","https://openalex.org/W2323986115","https://openalex.org/W2489879936","https://openalex.org/W2513849801","https://openalex.org/W2516467421","https://openalex.org/W2554218635","https://openalex.org/W2606154306","https://openalex.org/W2616998739","https://openalex.org/W2617650924","https://openalex.org/W2769561581","https://openalex.org/W6736153890"],"related_works":["https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W2005875039","https://openalex.org/W2015477599","https://openalex.org/W2144085790","https://openalex.org/W2548135880","https://openalex.org/W3177379469","https://openalex.org/W2516929886","https://openalex.org/W4253441086","https://openalex.org/W2942778963"],"abstract_inverted_index":{"Contrary":[0],"to":[1,92,112],"abundant":[2],"memory":[3],"related":[4],"studies":[5],"of":[6,37,58,90,96],"memristive":[7],"crossbar":[8,40],"structures,":[9],"logic":[10,25,49,107,137],"oriented":[11],"applications":[12],"are":[13],"only":[14],"gaining":[15],"popularity":[16],"in":[17,74],"recent":[18],"years.":[19],"In":[20,84,110],"this":[21],"paper,":[22],"we":[23,43,69,86,100,116,126],"study":[24],"synthesis,":[26],"regarding":[27,64],"both":[28,59,131],"two-level":[29,46,133],"and":[30,34,47,56,81,134],"multi":[31],"level":[32],"designs,":[33],"defect":[35,72,104,142],"aspects":[36],"memristor":[38],"based":[39],"architectures.":[41],"First,":[42],"introduce":[44],"our":[45,114],"multi-level":[48,136],"synthesis":[50],"techniques.":[51],"We":[52],"elaborate":[53],"on":[54],"advantages":[55],"disadvantages":[57],"approaches":[60],"with":[61,76,122,144],"experimental":[62],"results":[63],"area":[65,145],"cost.":[66],"After":[67],"that,":[68],"devise":[70],"a":[71,102],"model":[73],"alignment":[75],"the":[77,88,93,97],"conventional":[78],"stuck-at":[79],"open":[80],"closed":[82],"paradigm.":[83],"addition,":[85],"determine":[87],"effects":[89],"defects":[91],"operational":[94],"capacity":[95],"crossbar.":[98],"Furthermore,":[99],"propose":[101],"preliminary":[103],"tolerant":[105],"Boolean":[106],"mapping":[108],"approach.":[109],"order":[111],"evaluate":[113],"approach,":[115],"conduct":[117],"extensive":[118],"Monte":[119],"Carlo":[120],"simulations":[121],"industrial":[123],"benchmarks.":[124],"Finally,":[125],"discuss":[127],"future":[128],"directions":[129],"concerning":[130],"existing":[132],"prospective":[135],"designs":[138],"as":[139,141],"well":[140],"tolerance":[143],"redundancy.":[146]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2026-03-31T07:56:22.981413","created_date":"2025-10-10T00:00:00"}