{"id":"https://openalex.org/W2798324074","doi":"https://doi.org/10.23919/date.2018.8342028","title":"SAT-based redundancy removal","display_name":"SAT-based redundancy removal","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798324074","doi":"https://doi.org/10.23919/date.2018.8342028","mag":"2798324074"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342028","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008323100","display_name":"Krishanu Debnath","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Krishanu Debnath","raw_affiliation_strings":["Synopsys India Private Ltd., Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Synopsys India Private Ltd., Bengaluru, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087632312","display_name":"Rajeev Murgai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rajeev Murgai","raw_affiliation_strings":["Synopsys India Private Ltd., Noida, India"],"affiliations":[{"raw_affiliation_string":"Synopsys India Private Ltd., Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004590343","display_name":"Mayank Jain","orcid":"https://orcid.org/0000-0002-8942-7566"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mayank Jain","raw_affiliation_strings":["Synopsys, Mountain View, California, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Mountain View, California, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056936470","display_name":"Janet Olson","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janet Olson","raw_affiliation_strings":["Synopsys, Mountain View, California, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Mountain View, California, USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008323100"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.515,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66389256,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"315","last_page":"318"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8102383613586426},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8015356063842773},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6750449538230896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6403398513793945},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6204944849014282},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5507144927978516},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5486557483673096},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5299438238143921},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5253623723983765},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5048332810401917},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4719582796096802},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4305691123008728},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.42675596475601196},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.41031524538993835},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.32695436477661133},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3134544789791107},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.31030237674713135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26360923051834106},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1750626564025879},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13506710529327393}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8102383613586426},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8015356063842773},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6750449538230896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6403398513793945},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6204944849014282},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5507144927978516},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5486557483673096},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5299438238143921},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5253623723983765},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5048332810401917},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4719582796096802},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4305691123008728},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.42675596475601196},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.41031524538993835},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32695436477661133},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3134544789791107},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.31030237674713135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26360923051834106},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1750626564025879},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13506710529327393},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342028","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1879281873","https://openalex.org/W2018094844","https://openalex.org/W2048051309","https://openalex.org/W2075959177","https://openalex.org/W2110737535","https://openalex.org/W2111994103","https://openalex.org/W2135613306","https://openalex.org/W2142785340","https://openalex.org/W2149107969","https://openalex.org/W2160444875","https://openalex.org/W4229840182","https://openalex.org/W4247585869","https://openalex.org/W4252315883","https://openalex.org/W6681501361"],"related_works":["https://openalex.org/W4247095439","https://openalex.org/W2125277664","https://openalex.org/W2373127312","https://openalex.org/W2146286671","https://openalex.org/W1591214607","https://openalex.org/W2370649629","https://openalex.org/W4240821575","https://openalex.org/W2356140560","https://openalex.org/W2102547348","https://openalex.org/W2157277696"],"abstract_inverted_index":{"Logic":[0],"optimization":[1],"is":[2,27,54],"an":[3],"integral":[4],"part":[5],"of":[6,78,97],"digital":[7],"circuit":[8,21,40,53],"design.":[9],"It":[10],"reduces":[11],"design":[12],"area":[13,58],"and":[14,17,43,59,81],"power":[15,60],"consumption,":[16],"quite":[18],"often":[19],"improves":[20],"delay":[22],"as":[23],"well.":[24],"Redundancy":[25],"removal":[26,69],"a":[28,67,76,94],"key":[29],"step":[30],"in":[31,34,38,57,93],"logic":[32,79],"optimization,":[33],"which":[35],"redundant":[36],"connections":[37],"the":[39],"are":[41],"determined":[42],"replaced":[44],"by":[45],"constant":[46],"values":[47],"0":[48],"or":[49],"1.":[50],"The":[51],"resulting":[52,56],"simplified,":[55],"savings.":[61],"In":[62],"this":[63,86],"paper,":[64],"we":[65],"describe":[66],"redundancy":[68],"approach":[70,87],"for":[71],"combinational":[72],"circuits":[73],"based":[74],"on":[75],"combination":[77],"simulation":[80],"SAT.":[82],"We":[83],"show":[84],"that":[85],"can":[88],"handle":[89],"large":[90],"industrial-strength":[91],"designs":[92],"reasonable":[95],"amount":[96],"CPU":[98],"time.":[99]},"counts_by_year":[{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}