{"id":"https://openalex.org/W2799018502","doi":"https://doi.org/10.23919/date.2018.8342017","title":"One-way shared memory","display_name":"One-way shared memory","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799018502","doi":"https://doi.org/10.23919/date.2018.8342017","mag":"2799018502"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342017","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://orbit.dtu.dk/en/publications/8db6f80f-c7a3-4435-9119-13b6205d48ac","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083205602","display_name":"Martin Schoeberl","orcid":"https://orcid.org/0000-0003-2366-382X"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":true,"raw_author_name":"Martin Schoeberl","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5083205602"],"corresponding_institution_ids":["https://openalex.org/I96673099"],"apc_list":null,"apc_paid":null,"fwci":1.1722,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.80906676,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"269","last_page":"272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8230399489402771},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.6259406208992004},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5054569244384766},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5039369463920593},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5019149780273438},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4992396831512451},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4653613865375519},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4485984742641449},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4286229610443115},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3801628053188324},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.37089672684669495},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.353670597076416},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3141319155693054},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30681049823760986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2320755124092102}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8230399489402771},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.6259406208992004},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5054569244384766},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5039369463920593},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5019149780273438},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4992396831512451},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4653613865375519},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4485984742641449},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4286229610443115},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3801628053188324},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.37089672684669495},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.353670597076416},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3141319155693054},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30681049823760986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2320755124092102}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2018.8342017","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/8db6f80f-c7a3-4435-9119-13b6205d48ac","is_oa":true,"landing_page_url":"https://orbit.dtu.dk/en/publications/8db6f80f-c7a3-4435-9119-13b6205d48ac","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Schoeberl , M 2018 , One-way shared memory . in Proceedings of 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) . IEEE , pp. 269-72 , 2018 Design, Automation & Test in Europe Conference & Exhibition , Dresden , Saxony , Germany , 19/03/2018 . https://doi.org/10.23919/DATE.2018.8342017","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/8db6f80f-c7a3-4435-9119-13b6205d48ac","is_oa":true,"landing_page_url":"https://orbit.dtu.dk/en/publications/8db6f80f-c7a3-4435-9119-13b6205d48ac","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Schoeberl , M 2018 , One-way shared memory . in Proceedings of 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) . IEEE , pp. 269-72 , 2018 Design, Automation & Test in Europe Conference & Exhibition , Dresden , Saxony , Germany , 19/03/2018 . https://doi.org/10.23919/DATE.2018.8342017","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1644436786","https://openalex.org/W1978054178","https://openalex.org/W1983394510","https://openalex.org/W1999309919","https://openalex.org/W2012959791","https://openalex.org/W2012999152","https://openalex.org/W2021767866","https://openalex.org/W2029279820","https://openalex.org/W2042671306","https://openalex.org/W2592057604","https://openalex.org/W6996127627"],"related_works":["https://openalex.org/W254684032","https://openalex.org/W2623065547","https://openalex.org/W2105141138","https://openalex.org/W120214571","https://openalex.org/W2047684617","https://openalex.org/W2247651031","https://openalex.org/W2096506606","https://openalex.org/W1942416056","https://openalex.org/W126098351","https://openalex.org/W2135236335"],"abstract_inverted_index":{"Standard":[0],"multicore":[1,58],"processors":[2],"use":[3,101],"the":[4,9,48,66,100,106,110,119,153],"shared":[5,42,97],"main":[6],"memory":[7,43,77,107,140],"via":[8],"on-chip":[10],"caches":[11],"for":[12,35,56,105,130],"communication":[13,20,54,120],"between":[14],"cores.":[15],"However,":[16],"this":[17,40,84,93,157],"form":[18],"of":[19,102,146],"has":[21],"two":[22],"limitations:":[23],"(1)":[24],"it":[25],"is":[26,44,86,163],"hardly":[27],"time-predictable":[28,57,116],"and":[29,38,109,122,135,139],"therefore":[30],"not":[31],"a":[32,45,53,74,79,95,115,131,143],"good":[33],"solution":[34,117],"real-time":[36],"systems":[37,59],"(2)":[39],"single":[41],"bottleneck":[46],"in":[47,88],"system.":[49],"This":[50],"paper":[51],"presents":[52],"architecture":[55,94,129],"where":[60,118],"core-local":[61,76,81],"memories":[62],"are":[63],"distributed":[64],"on":[65],"chip.":[67],"A":[68],"network-on-chip":[69,111,168],"constantly":[70],"copies":[71],"data":[72],"from":[73],"sender":[75],"to":[78,160,166],"receiver":[80],"memory.":[82,98],"As":[83],"copying":[85],"performed":[87],"one":[89],"direction":[90],"we":[91,113],"call":[92],"one-way":[96],"With":[99],"time-division":[103],"multiplexing":[104],"accesses":[108],"routers":[112],"achieve":[114],"latency":[121],"bandwidth":[123,145],"can":[124],"be":[125],"bounded.":[126],"An":[127],"example":[128],"3\u00d73":[132],"core":[133],"processor":[134],"32-bit":[136],"wide":[137],"links":[138],"ports":[141],"provides":[142],"cumulative":[144],"29":[147],"bytes":[148],"per":[149],"clock":[150],"cycle.":[151],"Furthermore,":[152],"evaluation":[154],"shows":[155],"that":[156],"architecture,":[158],"due":[159],"its":[161],"simplicity,":[162],"small":[164],"compared":[165],"other":[167],"solutions.":[169]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}