{"id":"https://openalex.org/W2798861559","doi":"https://doi.org/10.23919/date.2018.8342016","title":"Parametric failure modeling and yield analysis for STT-MRAM","display_name":"Parametric failure modeling and yield analysis for STT-MRAM","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798861559","doi":"https://doi.org/10.23919/date.2018.8342016","mag":"2798861559"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342016","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062615676","display_name":"Sarath Mohanachandran Nair","orcid":"https://orcid.org/0000-0003-1177-8291"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Sarath Mohanachandran Nair","raw_affiliation_strings":["Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090692955","display_name":"Rajendra Bishnoi","orcid":"https://orcid.org/0000-0002-0516-7112"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rajendra Bishnoi","raw_affiliation_strings":["Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mehdi B. Tahoori","raw_affiliation_strings":["Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062615676"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":1.5148,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.80921535,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"265","last_page":"268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.7175977826118469},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7045469880104065},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5825912356376648},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5474749207496643},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5258097052574158},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5093918442726135},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4588603973388672},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.44117262959480286},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.41646426916122437},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.26662033796310425},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25682833790779114},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.24018147587776184},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12751281261444092},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0820208489894867},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07529380917549133},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.07358533143997192}],"concepts":[{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.7175977826118469},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7045469880104065},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5825912356376648},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5474749207496643},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5258097052574158},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5093918442726135},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4588603973388672},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.44117262959480286},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.41646426916122437},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.26662033796310425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25682833790779114},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.24018147587776184},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12751281261444092},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0820208489894867},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07529380917549133},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.07358533143997192},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342016","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1988431200","https://openalex.org/W1995907986","https://openalex.org/W2003243790","https://openalex.org/W2010202670","https://openalex.org/W2010216838","https://openalex.org/W2015723387","https://openalex.org/W2020398077","https://openalex.org/W2110134128","https://openalex.org/W2117648153","https://openalex.org/W2119482888","https://openalex.org/W2140823559","https://openalex.org/W2148394909","https://openalex.org/W2150283124","https://openalex.org/W2155551886","https://openalex.org/W2162586752","https://openalex.org/W2237390331","https://openalex.org/W2337180699","https://openalex.org/W2536416415","https://openalex.org/W2613254698","https://openalex.org/W3101294684","https://openalex.org/W4240163901","https://openalex.org/W6677993950"],"related_works":["https://openalex.org/W3146164987","https://openalex.org/W2141626281","https://openalex.org/W2086829516","https://openalex.org/W1641143370","https://openalex.org/W2128922810","https://openalex.org/W2472395098","https://openalex.org/W2000290833","https://openalex.org/W4310296159","https://openalex.org/W3090694869","https://openalex.org/W2325040699"],"abstract_inverted_index":{"The":[0,146],"emerging":[1],"Spin":[2],"Transfer":[3],"Torque":[4],"Magnetic":[5],"Random":[6],"Access":[7],"Memory":[8],"(STT-MRAM)":[9],"is":[10,45,102],"a":[11,47],"promising":[12],"candidate":[13],"to":[14,21,41,57,62,78,104,111,158],"replace":[15],"conventional":[16],"on-chip":[17],"memory":[18,92],"technologies":[19],"due":[20,40],"its":[22,54,73],"advantages":[23],"such":[24],"as":[25,34,60,138,140],"non-volatility,":[26],"high":[27],"density,":[28],"scalability":[29],"and":[30,83,98,154],"unlimited":[31],"endurance.":[32],"However,":[33],"the":[35,67,87,113,116,124,130,134,141,156,160],"technology":[36],"scales,":[37],"yield":[38],"loss":[39],"extreme":[42],"parametric":[43,68,125],"variations":[44,59,69,106],"becoming":[46],"major":[48],"challenge":[49],"for":[50,169],"STT-MRAM":[51,71,91,128],"because":[52],"of":[53,95,127,143,162,165],"higher":[55],"sensitivity":[56],"process":[58],"compared":[61],"CMOS":[63,97],"memories.":[64],"In":[65,119],"addition,":[66],"in":[70,86,107],"exacerbates":[72],"stochastic":[74],"switching":[75],"behavior,":[76],"leading":[77],"both":[79,96,108],"test":[80],"time":[81],"fails":[82],"reliability":[84],"failures":[85,114,126],"field.":[88],"Since":[89],"an":[90,170],"array":[93],"consists":[94],"magnetic":[99],"components,":[100],"it":[101],"important":[103],"consider":[105],"these":[109],"components":[110],"obtain":[112],"at":[115,129],"system":[117,131],"level.":[118],"this":[120],"work,":[121],"we":[122],"model":[123],"level":[132],"considering":[133],"correlation":[135],"among":[136],"bit-cells":[137],"well":[139],"impact":[142],"peripheral":[144],"components.":[145],"proposed":[147],"approach":[148],"provides":[149],"realistic":[150],"fault":[151],"distribution":[152],"maps":[153],"equips":[155],"designer":[157],"investigate":[159],"efficacy":[161],"different":[163],"combinations":[164],"defect":[166],"tolerance":[167],"techniques":[168],"effective":[171],"design-for-yield":[172],"exploration.":[173]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}