{"id":"https://openalex.org/W2798775116","doi":"https://doi.org/10.23919/date.2018.8341981","title":"HVSM: Hardware-variability aware streaming processors' management policy in GPUs","display_name":"HVSM: Hardware-variability aware streaming processors' management policy in GPUs","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798775116","doi":"https://doi.org/10.23919/date.2018.8341981","mag":"2798775116"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8341981","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8341981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006875686","display_name":"Jingweijia Tan","orcid":"https://orcid.org/0000-0001-8256-7585"},"institutions":[{"id":"https://openalex.org/I194450716","display_name":"Jilin University","ror":"https://ror.org/00js3aw79","country_code":"CN","type":"education","lineage":["https://openalex.org/I194450716"]},{"id":"https://openalex.org/I4210134929","display_name":"Jilin Province Science and Technology Department","ror":"https://ror.org/049x38272","country_code":"CN","type":"government","lineage":["https://openalex.org/I4210134929"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingweijia Tan","raw_affiliation_strings":["College of Computer Science and Technology, Jilin University, Changchun, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer Science and Technology, Jilin University, Changchun, China","institution_ids":["https://openalex.org/I194450716","https://openalex.org/I4210134929"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007584180","display_name":"Kaige Yan","orcid":"https://orcid.org/0000-0001-9154-3294"},"institutions":[{"id":"https://openalex.org/I194450716","display_name":"Jilin University","ror":"https://ror.org/00js3aw79","country_code":"CN","type":"education","lineage":["https://openalex.org/I194450716"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kaige Yan","raw_affiliation_strings":["College of Communication Engineering, Jilin University, Changchun, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Communication Engineering, Jilin University, Changchun, China","institution_ids":["https://openalex.org/I194450716"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7720932960510254},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6835929751396179},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.6196146607398987},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48410189151763916},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4264179468154907},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39306578040122986},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38623949885368347},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38436365127563477},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09132924675941467}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7720932960510254},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6835929751396179},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.6196146607398987},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48410189151763916},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4264179468154907},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39306578040122986},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38623949885368347},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38436365127563477},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09132924675941467}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8341981","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8341981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1504959329","https://openalex.org/W1979527452","https://openalex.org/W1989517435","https://openalex.org/W1994172067","https://openalex.org/W2024702153","https://openalex.org/W2064138772","https://openalex.org/W2080592089","https://openalex.org/W2104114347","https://openalex.org/W2119474628","https://openalex.org/W2139949569","https://openalex.org/W2150283124","https://openalex.org/W2166703452","https://openalex.org/W2235375535","https://openalex.org/W2322662801","https://openalex.org/W2345165274","https://openalex.org/W3152273275","https://openalex.org/W4234941233","https://openalex.org/W4235016542","https://openalex.org/W4235817491","https://openalex.org/W6666580099"],"related_works":["https://openalex.org/W2595172197","https://openalex.org/W2084856301","https://openalex.org/W2127970246","https://openalex.org/W2885125400","https://openalex.org/W2931688134","https://openalex.org/W1989889224","https://openalex.org/W4382618745","https://openalex.org/W1973775000","https://openalex.org/W2748922771","https://openalex.org/W1987128138"],"abstract_inverted_index":{"GPUs":[0],"are":[1,117,180,184],"widely":[2],"used":[3],"in":[4,104,110,121,131,143,209,216],"general-purpose":[5],"high":[6,71],"performance":[7,99,152,236],"computing":[8,128],"field":[9],"due":[10],"to":[11,95,234],"their":[12],"highly":[13],"parallel":[14,127],"architecture.":[15],"In":[16],"recent":[17],"years,":[18],"a":[19,32,59,92,194,210,243],"new":[20],"era":[21],"with":[22],"nanometer":[23],"scale":[24],"integrated":[25,105],"circuit":[26,106],"manufacture":[27],"process":[28,42,49],"has":[29,58],"come,":[30],"as":[31,41],"consequence,":[33],"GPUs'":[34,98],"computation":[35,215],"capability":[36],"gets":[37],"even":[38],"stronger.":[39],"However,":[40],"technology":[43],"scales":[44],"down,":[45],"hardware":[46,74,89,141,155,229],"variability,":[47,230],"e.g.,":[48,177],"variations":[50,153],"(PVs)":[51],"and":[52,100,149,163,213],"negative":[53],"bias":[54],"temperature":[55],"instability":[56],"(NBTI),":[57],"higher":[60],"impact":[61,139,167,227],"on":[62,76,136,168],"the":[63,79,85,88,118,138,204,226],"chip":[64],"quality.":[65],"The":[66],"parallelism":[67],"of":[68,73,126,140,228],"GPU":[69,111,144,244],"desires":[70],"consistency":[72],"units":[75,120],"chip,":[77],"otherwise,":[78],"worst":[80],"unit":[81],"will":[82],"inevitably":[83],"become":[84],"bottleneck.":[86],"So":[87],"variability":[90,142],"becomes":[91],"pressing":[93],"concern":[94],"further":[96,172],"improve":[97],"lifetime,":[101],"not":[102],"only":[103],"fabrication,":[107],"but":[108],"more":[109],"architecture":[112],"design.":[113],"Streaming":[114],"Processors":[115],"(SPs)":[116],"key":[119],"GPUs,":[122],"which":[123,201,231],"perform":[124],"most":[125],"operations.":[129],"Therefore,":[130],"this":[132],"work,":[133],"we":[134,158,192],"focus":[135],"mitigating":[137],"SPs.":[145,218],"We":[146,171],"first":[147],"model":[148],"analyze":[150],"SPs'":[151,197],"under":[154],"variability.":[156],"Then,":[157],"observe":[159,173],"that":[160],"both":[161,190],"PV":[162],"NBTI":[164],"have":[165],"large":[166],"SP's":[169],"performance.":[170],"unbalanced":[174],"SP":[175],"utilization,":[176],"some":[178],"SPs":[179,208],"idle":[181],"when":[182],"others":[183],"active,":[185],"during":[186],"program":[187],"execution.":[188],"Leveraging":[189],"observations,":[191],"propose":[193],"Hardware":[195],"Variability-aware":[196],"Management":[198],"policy":[199],"(HVSM),":[200],"dynamically":[202],"prioritizes":[203],"fast":[205],"SPs,":[206],"regroups":[207],"two-level":[211],"granularity":[212],"dispatches":[214],"appropriate":[217],"Our":[219],"experimental":[220],"results":[221],"show":[222],"HVSM":[223],"effectively":[224],"reduces":[225],"can":[232],"translate":[233],"28%":[235],"improvement":[237],"or":[238],"14.4%":[239],"lifetime":[240],"extension":[241],"for":[242],"chip.":[245]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}