{"id":"https://openalex.org/W2799263640","doi":"https://doi.org/10.23919/date.2018.8341976","title":"High-level synthesis of software-customizable floating-point cores","display_name":"High-level synthesis of software-customizable floating-point cores","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799263640","doi":"https://doi.org/10.23919/date.2018.8341976","mag":"2799263640"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8341976","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8341976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079927145","display_name":"Samridhi Bansal","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Samridhi Bansal","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054610735","display_name":"Hsuan Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Hsuan Hsiao","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029553635","display_name":"Tomasz Czajkowski","orcid":"https://orcid.org/0000-0002-3449-2096"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tomasz Czajkowski","raw_affiliation_strings":["Intel Corp., Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7769913077354431},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7057281732559204},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5635799169540405},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5184587836265564},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5006375312805176},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48466354608535767},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.4842212200164795},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.4287004768848419},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42854002118110657},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42798662185668945},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4236990213394165},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.41793832182884216},{"id":"https://openalex.org/keywords/provisioning","display_name":"Provisioning","score":0.4158143103122711},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3675047755241394},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3340834677219391},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11372888088226318},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.09267070889472961}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7769913077354431},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7057281732559204},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5635799169540405},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5184587836265564},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5006375312805176},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48466354608535767},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.4842212200164795},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.4287004768848419},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42854002118110657},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42798662185668945},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4236990213394165},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.41793832182884216},{"id":"https://openalex.org/C172191483","wikidata":"https://www.wikidata.org/wiki/Q1071806","display_name":"Provisioning","level":2,"score":0.4158143103122711},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3675047755241394},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3340834677219391},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11372888088226318},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.09267070889472961},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8341976","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8341976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W605824955","https://openalex.org/W1841592590","https://openalex.org/W1995207020","https://openalex.org/W2012627971","https://openalex.org/W2018055497","https://openalex.org/W2030898836","https://openalex.org/W2056223983","https://openalex.org/W2063288994","https://openalex.org/W2068948789","https://openalex.org/W2166029537","https://openalex.org/W2963374099"],"related_works":["https://openalex.org/W2051058708","https://openalex.org/W154868527","https://openalex.org/W1494268238","https://openalex.org/W1983207144","https://openalex.org/W2490706771","https://openalex.org/W2480116122","https://openalex.org/W1976468483","https://openalex.org/W1516574938","https://openalex.org/W1982528625","https://openalex.org/W2949543509"],"abstract_inverted_index":{"Parameterized":[0],"cores":[1,17,33,71,87,110,120,128],"with":[2,104],"fixed":[3],"capabilities":[4],"are":[5,121],"typically":[6],"used":[7,106],"for":[8,88],"floating-point":[9],"(FP)":[10],"operations":[11,91],"on":[12],"FPGAs.":[13],"However,":[14],"such":[15,65,138],"standard":[16,86],"can":[18],"be":[19],"over":[20],"provisioned":[21],"or":[22,70],"lack":[23],"specific":[24],"specializations":[25],"as":[26,66,139],"required":[27],"by":[28],"applications.":[29],"We":[30,78],"consider":[31],"FP":[32,85,109,140],"described":[34],"in":[35,129,135],"the":[36,43,82,89,125],"C":[37],"language,":[38],"synthesized":[39],"to":[40,56,99,124],"hardware":[41],"using":[42],"LegUp":[44],"high-level":[45],"synthesis":[46],"(HLS)":[47],"tool":[48],"[1].":[49],"Their":[50],"software":[51],"specification":[52],"permits":[53],"straightforward":[54],"customization":[55],"non-compliant":[57],"variants":[58],"having":[59],"superior":[60,134],"area":[61],"and":[62,80,96,102,114,133],"performance":[63],"characteristics,":[64],"reduced-precision":[67],"floating":[68],"point,":[69],"without":[72],"full":[73],"IEEE":[74,83],"754":[75,84],"exceptions":[76],"support.":[77],"create":[79],"evaluate":[81],"key":[90],"of":[92,131],"addition,":[93],"subtraction,":[94],"division":[95],"multiplication,":[97],"targeted":[98],"an":[100],"FPGA":[101],"compare":[103],"widely":[105],"optimized":[107,126],"RTL":[108,127],"from":[111],"Altera":[112],"[7]":[113],"FloPoCo":[115],"[3].":[116],"The":[117],"software-specified":[118],"HLS-generated":[119],"surprisingly":[122],"close":[123],"terms":[130],"area/performance,":[132],"certain":[136],"cases,":[137],"division.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}