{"id":"https://openalex.org/W2798804265","doi":"https://doi.org/10.23919/date.2018.8341974","title":"Sensei: An area-reduction advisor for FPGA high-level synthesis","display_name":"Sensei: An area-reduction advisor for FPGA high-level synthesis","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798804265","doi":"https://doi.org/10.23919/date.2018.8341974","mag":"2798804265"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8341974","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8341974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054610735","display_name":"Hsuan Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Hsuan Hsiao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5054610735"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.7574,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.67587387,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.798653244972229},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7129993438720703},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7005826234817505},{"id":"https://openalex.org/keywords/provisioning","display_name":"Provisioning","score":0.5702574849128723},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5586380958557129},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.48896491527557373},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.4692167043685913},{"id":"https://openalex.org/keywords/ranking","display_name":"Ranking (information retrieval)","score":0.45892173051834106},{"id":"https://openalex.org/keywords/inefficiency","display_name":"Inefficiency","score":0.44475576281547546},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4253217577934265},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38723334670066833},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36999329924583435},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18170592188835144},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14910545945167542}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.798653244972229},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7129993438720703},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7005826234817505},{"id":"https://openalex.org/C172191483","wikidata":"https://www.wikidata.org/wiki/Q1071806","display_name":"Provisioning","level":2,"score":0.5702574849128723},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5586380958557129},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.48896491527557373},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.4692167043685913},{"id":"https://openalex.org/C189430467","wikidata":"https://www.wikidata.org/wiki/Q7293293","display_name":"Ranking (information retrieval)","level":2,"score":0.45892173051834106},{"id":"https://openalex.org/C2778869765","wikidata":"https://www.wikidata.org/wiki/Q6028363","display_name":"Inefficiency","level":2,"score":0.44475576281547546},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4253217577934265},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38723334670066833},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36999329924583435},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18170592188835144},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14910545945167542},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C175444787","wikidata":"https://www.wikidata.org/wiki/Q39072","display_name":"Microeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8341974","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8341974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.4099999964237213,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1490783972","https://openalex.org/W1686810756","https://openalex.org/W1970032753","https://openalex.org/W2012627971","https://openalex.org/W2030934436","https://openalex.org/W2057807751","https://openalex.org/W2076063813","https://openalex.org/W2104121286","https://openalex.org/W2138209363","https://openalex.org/W2153185479","https://openalex.org/W2155893237","https://openalex.org/W2171318521","https://openalex.org/W2525927134","https://openalex.org/W2565125333","https://openalex.org/W2574797063","https://openalex.org/W2752510804","https://openalex.org/W2950094539","https://openalex.org/W3102169921","https://openalex.org/W4246166885"],"related_works":["https://openalex.org/W2264067234","https://openalex.org/W3124243301","https://openalex.org/W1571502335","https://openalex.org/W1589409554","https://openalex.org/W2759038785","https://openalex.org/W2172232600","https://openalex.org/W3123876860","https://openalex.org/W4313484792","https://openalex.org/W2121053958","https://openalex.org/W4282568311"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"provides":[3],"an":[4,88],"easy-to-use":[5],"abstraction":[6],"for":[7,20],"designing":[8],"hardware":[9,30],"circuits.":[10],"However,":[11,53],"standard":[12],"datatypes":[13,47],"in":[14],"high-level":[15],"languages":[16],"are":[17],"over":[18],"provisioned":[19],"typical":[21],"applications,":[22],"incurring":[23],"extra":[24],"area":[25,36,71,94,112],"since":[26],"the":[27,43,49,92],"underlying":[28],"FPGA":[29],"can":[31,38,74],"support":[32],"arbitrary":[33],"bitwidths.":[34],"This":[35],"inefficiency":[37],"be":[39,75],"overcome":[40],"by":[41,98],"enabling":[42],"use":[44],"of":[45,107,131],"arbitrary-width":[46],"at":[48],"source":[50],"code":[51],"level.":[52],"this":[54],"requires":[55],"that":[56,90],"HLS":[57],"users":[58,103],"spend":[59],"time":[60],"and":[61,68,82,101,110,127],"effort":[62],"on":[63],"examining":[64],"all":[65],"program":[66,108],"variables":[67,109],"quantifying":[69],"their":[70,111],"impact,":[72],"which":[73],"intractable":[76],"especially":[77],"with":[78,104,115],"large,":[79],"complex":[80],"programs":[81],"time-consuming":[83],"synthesis.":[84],"We":[85],"propose":[86],"Sensei,":[87],"advisor":[89],"predicts":[91],"post-synthesis":[93],"savings":[95],"brought":[96],"about":[97],"reducing":[99],"bitwidth":[100],"presents":[102],"a":[105,116],"ranking":[106],"impact.":[113],"Equipped":[114],"convolutional":[117],"neural":[118],"network":[119],"(CNN)-based":[120],"predictor,":[121],"Sensei":[122],"achieves":[123],"high":[124],"area-prediction":[125],"accuracy":[126],"enables":[128],"rapid":[129],"exploration":[130],"area-saving":[132],"opportunities.":[133]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-02-25T08:12:03.925757","created_date":"2025-10-10T00:00:00"}