{"id":"https://openalex.org/W2614052576","doi":"https://doi.org/10.23919/date.2017.7927266","title":"Register transfer level information flow tracking for provably secure hardware design","display_name":"Register transfer level information flow tracking for provably secure hardware design","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2614052576","doi":"https://doi.org/10.23919/date.2017.7927266","mag":"2614052576"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927266","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060999975","display_name":"Armaiti Ardeshiricham","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Armaiti Ardeshiricham","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of California, San Diego"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081392219","display_name":"Wei Hu","orcid":"https://orcid.org/0000-0001-6738-4297"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Hu","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of California, San Diego"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067384856","display_name":"Joshua Marxen","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joshua Marxen","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of California, San Diego"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000231774","display_name":"Ryan Kastner","orcid":"https://orcid.org/0000-0001-9062-5570"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Kastner","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of California, San Diego"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5060999975"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":7.6759,"has_fulltext":false,"cited_by_count":128,"citation_normalized_percentile":{"value":0.97738441,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1691","last_page":"1696"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8303713798522949},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6005514860153198},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5879102945327759},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5831215381622314},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5489068031311035},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5479079484939575},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.45803192257881165},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45714548230171204},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.44513848423957825},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.41925662755966187},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38743093609809875},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2762645184993744},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2513432204723358},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24449071288108826},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23833820223808289},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16968169808387756},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15457206964492798},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09831202030181885}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8303713798522949},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6005514860153198},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5879102945327759},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5831215381622314},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5489068031311035},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5479079484939575},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.45803192257881165},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45714548230171204},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.44513848423957825},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.41925662755966187},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38743093609809875},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2762645184993744},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2513432204723358},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24449071288108826},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23833820223808289},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16968169808387756},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15457206964492798},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09831202030181885},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927266","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W759094527","https://openalex.org/W1579574516","https://openalex.org/W2103919170","https://openalex.org/W2115996698","https://openalex.org/W2116469687","https://openalex.org/W2128769765","https://openalex.org/W2129278597","https://openalex.org/W2129482816","https://openalex.org/W2131129639","https://openalex.org/W2132461047","https://openalex.org/W2144789413","https://openalex.org/W2145936802","https://openalex.org/W2150619336","https://openalex.org/W2151071112","https://openalex.org/W2512350220","https://openalex.org/W4237763351","https://openalex.org/W4239342816","https://openalex.org/W6622330374"],"related_works":["https://openalex.org/W2375332438","https://openalex.org/W1970385675","https://openalex.org/W2401743419","https://openalex.org/W2106507440","https://openalex.org/W2121635307","https://openalex.org/W2113983758","https://openalex.org/W4251694379","https://openalex.org/W4313886717","https://openalex.org/W2120231722","https://openalex.org/W2614052576"],"abstract_inverted_index":{"Information":[0],"Flow":[1],"Tracking":[2],"(IFT)":[3],"provides":[4],"a":[5,48,60,87,101],"formal":[6],"methodology":[7],"for":[8,28,140],"modeling":[9],"and":[10,19,32,92,111],"reasoning":[11],"about":[12],"security":[13,79,145],"properties":[14,80,146],"related":[15],"to":[16,42,55,59,131,143],"integrity,":[17],"confidentiality,":[18],"logical":[20,106],"side":[21],"channel.":[22],"Recently,":[23],"IFT":[24,37,73,116,134],"has":[25],"been":[26],"employed":[27],"secure":[29],"hardware":[30,36,45],"design":[31,84,110],"verification.":[33],"However,":[34],"existing":[35],"techniques":[38],"either":[39],"require":[40],"designers":[41],"rewrite":[43],"their":[44],"specifications":[46],"in":[47,81,115,126],"new":[49],"language":[50],"or":[51],"do":[52],"not":[53],"scale":[54],"large":[56],"designs":[57],"due":[58],"low":[61],"level":[62,89,133],"of":[63,78,90,104],"abstraction.":[64],"In":[65],"this":[66],"work,":[67],"we":[68],"propose":[69],"Register":[70],"Transfer":[71],"Level":[72],"(RTLIFT),":[74],"which":[75],"enables":[76,100],"verification":[77,127],"an":[82],"early":[83],"phase,":[85],"at":[86],"higher":[88],"abstraction,":[91],"directly":[93],"on":[94,147],"RTL":[95,109,148],"code.":[96],"The":[97],"proposed":[98],"method":[99],"precise":[102],"understanding":[103],"all":[105],"flows":[107],"through":[108],"allows":[112],"various":[113],"tradeoffs":[114],"precision.":[117],"We":[118],"show":[119],"that":[120],"RTLIFT":[121],"achieves":[122],"over":[123],"5x":[124],"speedup":[125],"performance":[128],"as":[129],"compared":[130],"gate":[132],"while":[135],"minimizing":[136],"the":[137,141],"required":[138],"effort":[139],"designer":[142],"verify":[144],"designs.":[149]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":26},{"year":2023,"cited_by_count":17},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":22},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":12},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":8}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}