{"id":"https://openalex.org/W2603792277","doi":"https://doi.org/10.23919/date.2017.7927255","title":"Timing-aware wire width optimization for SADP process","display_name":"Timing-aware wire width optimization for SADP process","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2603792277","doi":"https://doi.org/10.23919/date.2017.7927255","mag":"2603792277"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927255","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927255","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014796830","display_name":"Youngsoo Song","orcid":"https://orcid.org/0000-0002-7674-4722"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Youngsoo Song","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100704251","display_name":"Sangmin Kim","orcid":"https://orcid.org/0009-0009-8366-6759"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangmin Kim","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014796830"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57263953,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1639","last_page":"1642"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vertex","display_name":"Vertex (graph theory)","score":0.5967050790786743},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5389872193336487},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4588809907436371},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4364948868751526},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4226975440979004},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40275752544403076},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.39259061217308044},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3773999512195587},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37306445837020874},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.32436707615852356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19766655564308167},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.151201993227005},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.14935562014579773},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14258897304534912}],"concepts":[{"id":"https://openalex.org/C80899671","wikidata":"https://www.wikidata.org/wiki/Q1304193","display_name":"Vertex (graph theory)","level":3,"score":0.5967050790786743},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5389872193336487},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4588809907436371},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4364948868751526},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4226975440979004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40275752544403076},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39259061217308044},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3773999512195587},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37306445837020874},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.32436707615852356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19766655564308167},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.151201993227005},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.14935562014579773},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14258897304534912},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927255","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927255","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1562935208","https://openalex.org/W1967033313","https://openalex.org/W2016999260","https://openalex.org/W2067939252","https://openalex.org/W2128751559","https://openalex.org/W2137428232","https://openalex.org/W2169531002","https://openalex.org/W4231387309","https://openalex.org/W4233752431","https://openalex.org/W6654642314"],"related_works":["https://openalex.org/W2532234348","https://openalex.org/W108084911","https://openalex.org/W2393440248","https://openalex.org/W1569386110","https://openalex.org/W2673314300","https://openalex.org/W2982169251","https://openalex.org/W2720892868","https://openalex.org/W2103406007","https://openalex.org/W2252127188","https://openalex.org/W2167676606"],"abstract_inverted_index":{"Wire":[0],"width":[1],"optimization":[2],"for":[3,47],"SADP":[4],"process":[5],"is":[6,21,32,92],"addressed,":[7],"which":[8,98],"involves":[9],"a":[10,19,35,37,50,56,80],"decision":[11],"of":[12,88],"how":[13],"cut-":[14],"and":[15],"block-masks":[16],"should":[17],"form;":[18],"goal":[20],"to":[22,40,67,75,100],"reduce":[23],"wire":[24,41,62,86],"delay":[25],"in":[26,103],"timing":[27,89],"critical":[28,90],"paths.":[29],"The":[30],"problem":[31],"formulated":[33],"using":[34],"graph:":[36],"vertex":[38,51],"corresponds":[39,74],"segment":[42],"with":[43],"its":[44],"maximum":[45,70],"length":[46],"widening":[48],"as":[49],"weight;":[52],"an":[53,76],"edge":[54],"represents":[55],"potential":[57],"conflict":[58],"between":[59],"two":[60],"candidate":[61],"segments":[63],"that":[64,83],"we":[65,84],"wish":[66],"widen.":[68],"A":[69],"weight":[71],"independent":[72],"set":[73],"ideal":[77],"solution.":[78],"For":[79],"few":[81],"circuits":[82],"test,":[85],"resistance":[87],"nets":[91],"reduced":[93],"by":[94],"18.5%":[95],"on":[96],"average,":[97],"leads":[99],"9.9%":[101],"reduction":[102],"clock":[104],"period.":[105]},"counts_by_year":[{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}