{"id":"https://openalex.org/W2612024618","doi":"https://doi.org/10.23919/date.2017.7927240","title":"An evolutionary approach to runtime variability mapping and mitigation on a multi-reconfigurable architecture","display_name":"An evolutionary approach to runtime variability mapping and mitigation on a multi-reconfigurable architecture","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612024618","doi":"https://doi.org/10.23919/date.2017.7927240","mag":"2612024618"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927240","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034601593","display_name":"Simon J. Bale","orcid":"https://orcid.org/0000-0002-3361-5648"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Simon J. Bale","raw_affiliation_strings":["Department of Electronics, University of York, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064311323","display_name":"Pedro Campos","orcid":null},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Pedro B. Campos","raw_affiliation_strings":["Department of Electronics, University of York, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056241158","display_name":"Martin A. Trefzer","orcid":"https://orcid.org/0000-0002-6196-6832"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Martin A. Trefzer","raw_affiliation_strings":["Department of Electronics, University of York, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017600718","display_name":"James Alfred Walker","orcid":"https://orcid.org/0000-0003-2174-7173"},"institutions":[{"id":"https://openalex.org/I191240316","display_name":"University of Hull","ror":"https://ror.org/04nkhwh30","country_code":"GB","type":"education","lineage":["https://openalex.org/I191240316"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"James A. Walker","raw_affiliation_strings":["University of Hull, Hull, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Hull, Hull, UK","institution_ids":["https://openalex.org/I191240316"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048789717","display_name":"Andy M. Tyrrell","orcid":"https://orcid.org/0000-0002-8533-2404"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andy M. Tyrrell","raw_affiliation_strings":["Department of Electronics, University of York, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of York, UK","institution_ids":["https://openalex.org/I52099693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1570","last_page":"1575"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7278608083724976},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.698739767074585},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.655881404876709},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5584408044815063},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5402763485908508},{"id":"https://openalex.org/keywords/outlier","display_name":"Outlier","score":0.5046852827072144},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35809677839279175},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3504648208618164},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16655924916267395},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1571720838546753},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14188098907470703}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7278608083724976},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.698739767074585},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.655881404876709},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5584408044815063},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5402763485908508},{"id":"https://openalex.org/C79337645","wikidata":"https://www.wikidata.org/wiki/Q779824","display_name":"Outlier","level":2,"score":0.5046852827072144},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35809677839279175},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3504648208618164},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16655924916267395},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1571720838546753},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14188098907470703},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927240","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3861305730","display_name":null,"funder_award_id":"EP/L000563/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G439553668","display_name":null,"funder_award_id":"EP/I005838/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1659842140","https://openalex.org/W1963915014","https://openalex.org/W2003706400","https://openalex.org/W2006478841","https://openalex.org/W2054055575","https://openalex.org/W2059586419","https://openalex.org/W2107686474","https://openalex.org/W2114131053","https://openalex.org/W2115073796","https://openalex.org/W2198035931","https://openalex.org/W2551809456","https://openalex.org/W6730075998"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2385177848","https://openalex.org/W2103526090"],"abstract_inverted_index":{"Intrinsic":[0],"device":[1,17],"variability":[2,87],"has":[3],"become":[4],"a":[5,21,38,46,74,85],"significant":[6],"problem":[7,62],"in":[8,16,73,95,125],"deep":[9],"sub-micron":[10],"technology":[11],"nodes.":[12],"The":[13],"stochastic":[14],"variations":[15],"performance,":[18],"which":[19,58,121],"are":[20],"result":[22],"of":[23,37,67,80,89,101,129,137],"structural":[24],"irregularities":[25],"at":[26],"the":[27,33,51,68,78,90,99,123,133],"atomic":[28],"scale,":[29],"can":[30,59,141],"impact":[31],"both":[32],"yield":[34],"and":[35,54,132,148],"reliability":[36,149],"circuit":[39],"design.":[40],"In":[41],"this":[42,61,81],"paper":[43],"we":[44],"describe":[45],"novel":[47],"multi-reconfigurable":[48],"FPGA":[49],"architecture,":[50],"programmable":[52],"analogue":[53],"digital":[55],"array":[56,91,153],"(PAnDA),":[57],"tackle":[60],"by":[63,83,150],"allowing":[64],"post-fabrication":[65],"reconfiguration":[66],"effective":[69],"transistor":[70,119],"gate":[71],"widths":[72],"circuit.":[75],"We":[76,105],"demonstrate":[77],"advantages":[79],"architecture":[82],"creating":[84],"frequency":[86,103,126,136],"map":[88],"using":[92,112],"ring":[93],"oscillators":[94],"order":[96],"to":[97,116,144],"ascertain":[98],"location":[100],"any":[102],"outliers.":[104],"then":[106],"show":[107],"that":[108],"it":[109],"is":[110],"possible,":[111],"an":[113,152],"evolutionary":[114],"algorithm,":[115],"select":[117],"alternative":[118],"configurations":[120],"minimise":[122],"difference":[124],"between":[127],"one":[128],"these":[130],"outliers":[131],"chips":[134],"median":[135],"operation.":[138],"Such":[139],"methods":[140],"be":[142],"used":[143],"increase":[145],"system":[146],"performance":[147,157],"presenting":[151],"with":[154],"more":[155],"uniform":[156],"characteristics.":[158]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}