{"id":"https://openalex.org/W2612646960","doi":"https://doi.org/10.23919/date.2017.7927220","title":"Leveraging access port positions to accelerate page table walk in DWM-based main memory","display_name":"Leveraging access port positions to accelerate page table walk in DWM-based main memory","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612646960","doi":"https://doi.org/10.23919/date.2017.7927220","mag":"2612646960"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927220","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001661092","display_name":"Hoda Aghaei Khouzani","orcid":"https://orcid.org/0000-0002-8632-3008"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hoda Aghaei Khouzani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Delaware Newark, DE, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware Newark, DE, USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002366956","display_name":"Pouya Fotouhi","orcid":"https://orcid.org/0000-0002-5891-4003"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pouya Fotouhi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Delaware Newark, DE, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware Newark, DE, USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016268650","display_name":"Chengmo Yang","orcid":"https://orcid.org/0000-0003-0978-1504"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chengmo Yang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Delaware Newark, DE, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware Newark, DE, USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046024163","display_name":"Guang R. Gao","orcid":"https://orcid.org/0000-0002-5265-7528"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guang R. Gao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Delaware Newark, DE, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware Newark, DE, USA","institution_ids":["https://openalex.org/I86501945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5001661092"],"corresponding_institution_ids":["https://openalex.org/I86501945"],"apc_list":null,"apc_paid":null,"fwci":0.8288,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.75758901,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1450","last_page":"1455"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8543428182601929},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.5207836031913757},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5085066556930542},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.48771700263023376},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.47096875309944153},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.43164923787117004},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.41481298208236694},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35704344511032104},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1890619993209839},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18866214156150818},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.0903826355934143}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8543428182601929},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.5207836031913757},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5085066556930542},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.48771700263023376},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.47096875309944153},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.43164923787117004},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.41481298208236694},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35704344511032104},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1890619993209839},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18866214156150818},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0903826355934143},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927220","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W136905915","https://openalex.org/W1916709771","https://openalex.org/W1975695617","https://openalex.org/W1981443800","https://openalex.org/W1992058205","https://openalex.org/W1992775315","https://openalex.org/W1994953389","https://openalex.org/W2005242923","https://openalex.org/W2011081164","https://openalex.org/W2078760460","https://openalex.org/W2094347428","https://openalex.org/W2105433081","https://openalex.org/W2136800915","https://openalex.org/W2144133653","https://openalex.org/W2146241244","https://openalex.org/W2150073849","https://openalex.org/W2364162979","https://openalex.org/W2538854995","https://openalex.org/W6644121883","https://openalex.org/W6680320015"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W2080843961","https://openalex.org/W2414926609","https://openalex.org/W2924367614"],"abstract_inverted_index":{"Domain":[0],"Wall":[1],"Memory":[2],"(DWM)":[3],"with":[4],"ultra-high":[5],"density":[6],"and":[7,50,106,156,174],"comparable":[8],"read/write":[9],"latency":[10,27,147],"to":[11,31,55,115,129,134,137,148],"DRAM":[12],"is":[13,29],"an":[14],"attractive":[15],"replacement":[16],"for":[17],"CMOS-based":[18],"devices.":[19],"Unlike":[20],"DRAM,":[21],"DWM":[22,46,114],"has":[23],"non-uniform":[24],"data":[25],"access":[26,111,132,164],"that":[28],"proportional":[30],"the":[32,42,57,67,108,117,131,135,141,149,166],"number":[33],"of":[34,44,59,63,97,110,119],"shift":[35,60,146],"operations.":[36],"While":[37],"previous":[38],"works":[39],"have":[40,51,65],"demonstrated":[41],"feasibility":[43],"using":[45],"as":[47],"main":[48,90],"memory":[49,91],"proposed":[52,167],"different":[53],"ways":[54],"alleviate":[56],"impact":[58],"operations,":[61],"none":[62],"them":[64],"addressed":[66],"performance-critical":[68],"metadata":[69],"accesses,":[70],"in":[71,88,113,140],"particular":[72],"page":[73,85,103,120,162],"table":[74,86,104,121,163],"accesses.":[75],"To":[76],"bridge":[77],"this":[78,80],"gap,":[79],"paper":[81],"aims":[82],"at":[83],"accelerating":[84],"walk":[87],"DWM-based":[89],"from":[92],"two":[93],"innovative":[94],"aspects.":[95],"First":[96],"all,":[98],"we":[99,125],"propose":[100,126],"a":[101,127],"new":[102],"layout":[105],"leverage":[107],"positions":[109,136],"ports":[112,133],"differentiate":[116],"state":[118],"entries.":[122],"In":[123],"addition,":[124],"technique":[128,168],"pre-align":[130],"be":[138],"accessed":[139],"near":[142],"future,":[143],"thus":[144],"hiding":[145],"maximum":[150],"extent.":[151],"Since":[152],"both":[153],"address":[154],"translation":[155],"context":[157],"switching":[158],"are":[159],"affected":[160],"by":[161],"latency,":[165],"can":[169],"effectively":[170],"improve":[171],"system":[172],"performance":[173],"user":[175],"experience.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}