{"id":"https://openalex.org/W2613059780","doi":"https://doi.org/10.23919/date.2017.7927202","title":"A static-placement, dynamic-issue framework for CGRA loop accelerator","display_name":"A static-placement, dynamic-issue framework for CGRA loop accelerator","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2613059780","doi":"https://doi.org/10.23919/date.2017.7927202","mag":"2613059780"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927202","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062730166","display_name":"Zhongyuan Zhao","orcid":"https://orcid.org/0000-0002-6637-553X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongyuan Zhao","raw_affiliation_strings":["Department of Micro/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043703962","display_name":"Weiguang Sheng","orcid":"https://orcid.org/0000-0002-7831-526X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiguang Sheng","raw_affiliation_strings":["Department of Micro/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["Department of Micro/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"ZhiGang Mao","raw_affiliation_strings":["Department of Micro/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro/NaNo Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070301498","display_name":"Zhaoshi Li","orcid":"https://orcid.org/0000-0003-0786-9350"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaoshi Li","raw_affiliation_strings":["Institution of Micro Electronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institution of Micro Electronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1348","last_page":"1353"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8089336156845093},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7409684658050537},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5446348786354065},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.5434207916259766},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5288292765617371},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4892542362213135},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.47449159622192383},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45075342059135437},{"id":"https://openalex.org/keywords/security-token","display_name":"Security token","score":0.4465765058994293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42206281423568726},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33308491110801697},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3004867434501648},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2280324101448059},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.18483516573905945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09339118003845215}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8089336156845093},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7409684658050537},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5446348786354065},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.5434207916259766},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5288292765617371},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4892542362213135},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.47449159622192383},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45075342059135437},{"id":"https://openalex.org/C48145219","wikidata":"https://www.wikidata.org/wiki/Q1335365","display_name":"Security token","level":2,"score":0.4465765058994293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42206281423568726},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33308491110801697},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3004867434501648},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2280324101448059},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.18483516573905945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09339118003845215},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927202","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1494819527","https://openalex.org/W1686420892","https://openalex.org/W1964191474","https://openalex.org/W1966326666","https://openalex.org/W2000479655","https://openalex.org/W2007211556","https://openalex.org/W2016628444","https://openalex.org/W2023027709","https://openalex.org/W2030254342","https://openalex.org/W2106418317","https://openalex.org/W2116304229","https://openalex.org/W2121082877","https://openalex.org/W2122171990","https://openalex.org/W2140122127","https://openalex.org/W2140169558","https://openalex.org/W2153185479","https://openalex.org/W2154332652","https://openalex.org/W2157373341","https://openalex.org/W2161825883","https://openalex.org/W2285750986","https://openalex.org/W3141213637","https://openalex.org/W3143601411","https://openalex.org/W4232751114","https://openalex.org/W4236272793","https://openalex.org/W4246166885","https://openalex.org/W4250523893","https://openalex.org/W4251064080","https://openalex.org/W4252370083","https://openalex.org/W6676052498","https://openalex.org/W6678286823","https://openalex.org/W6695828804","https://openalex.org/W6832349837"],"related_works":["https://openalex.org/W2371266106","https://openalex.org/W2117382851","https://openalex.org/W3006505070","https://openalex.org/W2382449560","https://openalex.org/W2767298477","https://openalex.org/W2110432562","https://openalex.org/W2025344","https://openalex.org/W2117864619","https://openalex.org/W2090337950","https://openalex.org/W2104121286"],"abstract_inverted_index":{"This":[0,26,57,95],"paper":[1],"presents":[2],"a":[3,39,80],"static-placement,":[4],"dynamic-issue":[5],"(SPDI)":[6],"framework":[7,27,125],"for":[8,103,160],"the":[9,18,21,29,34,45,51,63,72,92,98,101,104,112,146],"coarse-grained":[10],"reconfigurable":[11],"architecture":[12],"(CGRA)":[13],"in":[14,54],"order":[15],"to":[16,109,164],"tackle":[17],"inefficiencies":[19],"of":[20,69,119],"static-issue,":[22],"static-placement":[23],"(SISP)":[24],"CGRA.":[25,166],"includes":[28],"compiler":[30],"that":[31,42,83,123],"statically":[32],"places":[33],"operations":[35,73],"and":[36,87,115,132,145],"hardware":[37,60,99],"design,":[38],"SPDI":[40,52],"CGRA,":[41],"automatically":[43,70],"schedule":[44],"operations.":[46],"We":[47],"stress":[48],"on":[49,128],"introducing":[50],"CGRA":[53,139],"this":[55],"paper.":[56],"newly":[58],"designed":[59],"model":[61],"adds":[62],"token":[64,157],"buffer,":[65],"which":[66],"is":[67,153],"capable":[68],"scheduling":[71],"inside":[74],"processing":[75],"elements":[76],"(PE),":[77],"along":[78],"with":[79,111],"router":[81],"network":[82],"can":[84,126],"effectively":[85],"transform":[86],"control":[88],"data":[89],"flow":[90,144],"among":[91],"PE":[93,162],"array.":[94],"design":[96],"lets":[97],"share":[100],"responsibility":[102],"compiler,":[105],"making":[106],"them":[107],"cooperate":[108],"deal":[110],"issuing,":[113],"placement":[114],"routing":[116],"problem.":[117],"Evaluation":[118],"our":[120,124],"study":[121],"shows":[122],"reach":[127],"average":[129],"1.28,":[130],"1.30":[131],"1.33":[133],"higher":[134],"than":[135],"three":[136],"state-of-the-art":[137],"SISP":[138,165],"using":[140],"REGIMap,":[141],"RS":[142],"compile":[143],"EPIMap":[147],"approaches":[148],"respectively.":[149],"The":[150],"area":[151],"overhead":[152],"nearly":[154],"0.93%":[155],"per":[156],"buffer":[158],"entry":[159],"each":[161],"relative":[163]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}