{"id":"https://openalex.org/W2612407642","doi":"https://doi.org/10.23919/date.2017.7927201","title":"A power gating switch box architecture in routing network of SRAM-based FPGAs in dark silicon era","display_name":"A power gating switch box architecture in routing network of SRAM-based FPGAs in dark silicon era","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612407642","doi":"https://doi.org/10.23919/date.2017.7927201","mag":"2612407642"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927201","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040071023","display_name":"Zeinab Seifoori","orcid":"https://orcid.org/0000-0002-6515-5674"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Zeinab Seifoori","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060490428","display_name":"Behnam Khaleghi","orcid":"https://orcid.org/0000-0002-3655-0501"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behnam Khaleghi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Asadi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040071023"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":1.1653,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.79863164,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1342","last_page":"1347"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7166092395782471},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.698119044303894},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6436766982078552},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6108153462409973},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5690487623214722},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.547700822353363},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.49956822395324707},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4207141697406769},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.41819262504577637},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.38102927803993225},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2977362871170044},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2858337163925171},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24401715397834778},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.21076741814613342},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.1348409354686737},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09539100527763367},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07592973113059998}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7166092395782471},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.698119044303894},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6436766982078552},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6108153462409973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5690487623214722},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.547700822353363},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.49956822395324707},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4207141697406769},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.41819262504577637},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.38102927803993225},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2977362871170044},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2858337163925171},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24401715397834778},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.21076741814613342},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1348409354686737},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09539100527763367},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07592973113059998}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927201","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1524957862","https://openalex.org/W1977850862","https://openalex.org/W1984981318","https://openalex.org/W2001824086","https://openalex.org/W2005602803","https://openalex.org/W2018062740","https://openalex.org/W2027006313","https://openalex.org/W2041557219","https://openalex.org/W2065849008","https://openalex.org/W2074599790","https://openalex.org/W2076729972","https://openalex.org/W2077117260","https://openalex.org/W2095858451","https://openalex.org/W2106655287","https://openalex.org/W2116094656","https://openalex.org/W2123400059","https://openalex.org/W2125469204","https://openalex.org/W2137663768","https://openalex.org/W2137769675","https://openalex.org/W2137978438","https://openalex.org/W2140033388","https://openalex.org/W2141519923","https://openalex.org/W2148674376","https://openalex.org/W2151731855","https://openalex.org/W2162546785","https://openalex.org/W2560332530","https://openalex.org/W3139852744","https://openalex.org/W4247401511","https://openalex.org/W4249083156","https://openalex.org/W4255857089","https://openalex.org/W4256464439","https://openalex.org/W6683964721"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W4242128654","https://openalex.org/W2152549830","https://openalex.org/W1993744883","https://openalex.org/W3197720232","https://openalex.org/W3092470009","https://openalex.org/W3126087940","https://openalex.org/W2290599139","https://openalex.org/W2100164816"],"abstract_inverted_index":{"Continuous":[0],"down":[1],"scaling":[2],"of":[3,37,72,91,120,154],"CMOS":[4],"technology":[5],"in":[6,11,14,94,107,123,135],"recent":[7],"years":[8],"has":[9],"resulted":[10],"exponential":[12],"increase":[13],"static":[15,35],"power":[16,22,36,44,133,152],"consumption":[17,153],"which":[18],"acts":[19],"as":[20,50,54,161],"a":[21,62,99],"wall":[23],"for":[24,69,79],"further":[25,80],"transistor":[26],"integration.":[27,82],"One":[28],"promising":[29],"approach":[30],"to":[31,43,75,102,116,130,159,163],"throttle":[32],"the":[33,77,84,108,117,124,155,164,169],"substantial":[34],"Field-Programmable":[38],"Gate":[39],"Array":[40],"(FPGAs)":[41],"is":[42,128],"off":[45,104],"unused":[46,105,121],"routing":[47,70,109,125,156],"resources":[48,106],"such":[49],"switch":[51,95],"boxes,":[52,96],"known":[53],"dark":[55],"silicon.":[56],"In":[57,83],"this":[58],"paper,":[59],"we":[60,97],"present":[61],"Power":[63],"gating":[64],"Switch":[65],"Box":[66],"Architecture":[67],"(PESA)":[68],"network":[71,157],"SRAM-based":[73,136],"FPGAs":[74],"overcome":[76],"obstacle":[78],"device":[81],"proposed":[85],"architecture,":[86],"by":[87],"exploring":[88],"various":[89],"patterns":[90],"used":[92],"multiplexers":[93],"employ":[98],"configurable":[100],"controller":[101],"turn":[103],"network.":[110],"Our":[111],"study":[112],"shows":[113],"that":[114,149],"due":[115],"significant":[118],"percentage":[119],"switches":[122],"network,":[126],"PESA":[127,150],"able":[129],"considerably":[131],"improve":[132],"efficiency":[134],"FPGAs.":[137],"Experimental":[138],"results":[139],"carried":[140],"out":[141],"on":[142],"different":[143],"benchmarks":[144],"using":[145],"VPR":[146],"toolset":[147],"show":[148],"decreases":[151],"up":[158],"75%":[160],"compared":[162],"conventional":[165],"architectures":[166],"while":[167],"preserving":[168],"performance":[170],"intact.":[171]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}