{"id":"https://openalex.org/W2613876246","doi":"https://doi.org/10.23919/date.2017.7927200","title":"A field programmable transistor array featuring single-cycle partial/full dynamic reconfiguration","display_name":"A field programmable transistor array featuring single-cycle partial/full dynamic reconfiguration","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2613876246","doi":"https://doi.org/10.23919/date.2017.7927200","mag":"2613876246"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927200","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927200","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017027023","display_name":"Jingxiang Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingxiang Tian","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080942398","display_name":"Gaurav Rajavendra Reddy","orcid":"https://orcid.org/0000-0002-1259-4913"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaurav Rajavendra Reddy","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100394307","display_name":"Jiajia Wang","orcid":"https://orcid.org/0000-0001-8086-4607"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiajia Wang","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068166648","display_name":"W. H. Swartz","orcid":"https://orcid.org/0000-0002-9172-7189"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Swartz","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078818440","display_name":"Yiorgos Makris","orcid":"https://orcid.org/0000-0002-4322-0068"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiorgos Makris","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Sechen","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":2.2752,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.87184048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1336","last_page":"1341"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7720827460289001},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.66954505443573},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6633800268173218},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5663509368896484},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5613317489624023},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.556642472743988},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5056514739990234},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.4570560157299042},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4490821063518524},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4359683692455292},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41687893867492676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39073053002357483},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19095227122306824},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17102938890457153},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14248690009117126}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7720827460289001},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.66954505443573},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6633800268173218},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5663509368896484},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5613317489624023},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.556642472743988},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5056514739990234},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.4570560157299042},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4490821063518524},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4359683692455292},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41687893867492676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39073053002357483},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19095227122306824},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17102938890457153},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14248690009117126},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927200","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927200","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W84536359","https://openalex.org/W1523051745","https://openalex.org/W2108924079","https://openalex.org/W2116271167","https://openalex.org/W2124618076","https://openalex.org/W2139637699","https://openalex.org/W3145388551"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W1760305469"],"abstract_inverted_index":{"We":[0],"introduce":[1],"a":[2,28,63,66,81,85,124,133,136,149,164,184],"CMOS":[3],"computational":[4,73],"fabric":[5,147,171],"consisting":[6],"of":[7,14,50,65,80,91,98,114,145,163],"carefully":[8],"arranged":[9],"regular":[10],"rows":[11],"and":[12,21,107,118,152,172],"columns":[13],"transistors":[15],"which":[16],"can":[17],"be":[18],"individually":[19],"configured":[20],"appropriately":[22],"interconnected":[23],"in":[24,62,84,123,148,188],"order":[25],"to":[26,57,88,135,178],"implement":[27],"target":[29],"digital":[30],"circuit.":[31],"Termed":[32],"Field":[33],"Programmable":[34],"Transistor":[35],"Array":[36],"(FPTA),":[37],"this":[38,146,170],"novel":[39],"reconfigurable":[40],"architecture":[41],"enables":[42],"several":[43],"highly-desirable":[44],"features":[45],"including":[46],"(i)":[47],"simultaneous":[48],"storage":[49],"three":[51],"configurations":[52],"along":[53],"with":[54],"the":[55,71,89,96,115,142,154,161,189],"ability":[56],"dynamically":[58],"switch":[59],"between":[60],"them":[61],"fraction":[64],"single":[67],"cycle,":[68],"while":[69],"retaining":[70],"fabric's":[72],"state,":[74],"(ii)":[75],"rapid":[76],"or":[77],"full":[78],"modification":[79],"stored":[82],"configuration":[83,93],"time":[86],"proportional":[87],"number":[90],"modified":[92],"bits":[94],"through":[95],"use":[97,174],"hierarchically":[99],"arranged,":[100],"high":[101],"throughput,":[102],"asynchronously":[103],"pipelined":[104],"memory":[105],"buffers,":[106],"(iii)":[108],"support":[109],"for":[110,168],"libraries":[111],"containing":[112],"cells":[113],"same":[116,190],"height":[117],"variable":[119],"width,":[120],"just":[121],"as":[122],"typical":[125,185],"standard":[126],"cell":[127],"circuit,":[128],"thereby":[129],"simplifying":[130],"transition":[131],"from":[132],"prototype":[134],"custom":[137],"IC":[138],"design.":[139],"Besides":[140],"presenting":[141],"design":[143],"details":[144],"130nm":[150],"technology":[151,191],"demonstrating":[153],"aforementioned":[155],"capabilities,":[156],"we":[157,173],"also":[158],"briefly":[159],"discuss":[160],"development":[162],"complete":[165],"CAD":[166],"flow":[167],"programing":[169],"numerous":[175],"benchmark":[176],"circuits":[177],"contrast":[179],"its":[180],"area":[181],"efficiency":[182],"against":[183],"FPGA":[186],"implemented":[187],"node.":[192]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}