{"id":"https://openalex.org/W2612924526","doi":"https://doi.org/10.23919/date.2017.7927170","title":"Subgradient based multiple-starting-point algorithm for non-smooth optimization of analog circuits","display_name":"Subgradient based multiple-starting-point algorithm for non-smooth optimization of analog circuits","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612924526","doi":"https://doi.org/10.23919/date.2017.7927170","mag":"2612924526"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927170","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927170","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017310631","display_name":"Wenlong Lv","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wenlong Lv","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, P. R. China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, P. R. China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, P. R. China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, P. R. China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037328458","display_name":"Changhao Yan","orcid":"https://orcid.org/0000-0002-8936-3945"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changhao Yan","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, P. R. China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, P. R. China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, U.S.A","State Key Lab of ASIC & System, Fudan University, Shanghai, P. R. China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, U.S.A","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, P. R. China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, P. R. China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, P. R. China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5017310631"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.57720959,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1195","last_page":"1200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subgradient-method","display_name":"Subgradient method","score":0.7833704948425293},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6071712374687195},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5971029996871948},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.575419545173645},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.5584622025489807},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.49889588356018066},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.36553943157196045},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26414382457733154},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0806381106376648},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07486319541931152}],"concepts":[{"id":"https://openalex.org/C158968445","wikidata":"https://www.wikidata.org/wiki/Q7631150","display_name":"Subgradient method","level":2,"score":0.7833704948425293},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6071712374687195},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5971029996871948},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.575419545173645},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.5584622025489807},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.49889588356018066},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.36553943157196045},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26414382457733154},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0806381106376648},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07486319541931152},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927170","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927170","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W73560095","https://openalex.org/W321648571","https://openalex.org/W643793950","https://openalex.org/W1226766804","https://openalex.org/W1595159159","https://openalex.org/W2065183815","https://openalex.org/W2092138281","https://openalex.org/W2092297295","https://openalex.org/W2121684068","https://openalex.org/W2127886717","https://openalex.org/W2149416133","https://openalex.org/W2153345224","https://openalex.org/W2154237706","https://openalex.org/W2161359911","https://openalex.org/W2322240213","https://openalex.org/W2363925754","https://openalex.org/W2386578045","https://openalex.org/W4211092921","https://openalex.org/W4300448178"],"related_works":["https://openalex.org/W2095293854","https://openalex.org/W2363143319","https://openalex.org/W2757616806","https://openalex.org/W1984909291","https://openalex.org/W2127198104","https://openalex.org/W2117722264","https://openalex.org/W1964718673","https://openalex.org/W2331887418","https://openalex.org/W2129541103","https://openalex.org/W2016138713"],"abstract_inverted_index":{"Starting":[0],"from":[1,23],"a":[2,79],"set":[3],"of":[4,30,87,92,102],"starting":[5],"points,":[6,64],"the":[7,11,31,35,42,53,67,99,103,114,128,141,163],"multiple-starting-point":[8,32,36,82],"optimization":[9,33,86,121],"searches":[10],"local":[12,16,25,57,100,117],"optimums":[13],"by":[14],"gradient-guided":[15],"search.":[17,118],"The":[18,27,106,150],"global":[19,43],"optimum":[20],"is":[21,70,110,123,144],"selected":[22],"these":[24],"optimums.":[26],"region-hit":[28],"property":[29],"makes":[34],"approach":[37,152],"more":[38],"likely":[39],"to":[40,97,112,125],"reach":[41],"optimum.":[44],"However,":[45],"for":[46,84,147],"non-smooth":[47,63,85,104],"objective":[48,68],"functions,":[49],"e.g.,":[50],"worst-case":[51,148],"optimization,":[52],"traditional":[54,93,164],"gradient":[55,165],"based":[56,81,116,166],"search":[58,101],"methods":[59],"may":[60],"stuck":[61],"at":[62],"even":[65],"if":[66],"function":[69],"smooth":[71,171],"\u201calmost":[72],"everywhere\u201d.":[73],"In":[74],"this":[75],"paper,":[76],"we":[77],"propose":[78],"subgradient":[80,115],"algorithm":[83,109],"analog":[88,131],"circuits.":[89],"Subgradients":[90],"instead":[91],"gradients":[94],"are":[95],"used":[96,111],"guide":[98],"optimization.":[105,133,149],"Shor's":[107],"R":[108],"accelerate":[113],"A":[119],"two-stage":[120],"strategy":[122],"proposed":[124,142,151],"deal":[126],"with":[127,158,162],"constraints":[129],"in":[130],"circuit":[132],"Our":[134],"experiments":[135],"on":[136],"2":[137],"circuits":[138],"show":[139],"that":[140],"method":[143,173],"very":[145],"efficient":[146],"can":[153],"achieve":[154],"much":[155],"better":[156],"solutions":[157],"less":[159],"simulations,":[160],"compared":[161],"method,":[167,170],"smoothing":[168],"approximation":[169],"relaxation":[172],"and":[174],"differential":[175],"evolution":[176],"algorithms.":[177]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}