{"id":"https://openalex.org/W2612175543","doi":"https://doi.org/10.23919/date.2017.7927115","title":"A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example","display_name":"A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612175543","doi":"https://doi.org/10.23919/date.2017.7927115","mag":"2612175543"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927115","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058296436","display_name":"Andreas Gerlach","orcid":"https://orcid.org/0000-0001-7618-4297"},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Gerlach","raw_affiliation_strings":["Robert Bosch Centre for Power Electronics, Reutlingen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Robert Bosch Centre for Power Electronics, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068481936","display_name":"J\u00fcrgen Scheible","orcid":"https://orcid.org/0000-0003-1565-3437"},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Juergen Scheible","raw_affiliation_strings":["Robert Bosch Centre for Power Electronics, Reutlingen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Robert Bosch Centre for Power Electronics, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074246764","display_name":"Thoralf Rosahl","orcid":null},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thoralf Rosahl","raw_affiliation_strings":["Robert Bosch GmbH, Reutlingen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Robert Bosch GmbH, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085420724","display_name":"Frank-Thomas Eitrich","orcid":null},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank-Thomas Eitrich","raw_affiliation_strings":["Robert Bosch GmbH, Reutlingen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Robert Bosch GmbH, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1462,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.49410555,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"898","last_page":"901"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8001501560211182},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.6371771693229675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.594630777835846},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5909258127212524},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5788018703460693},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5207764506340027},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5084954500198364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2938738763332367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25965696573257446},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09342131018638611}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8001501560211182},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.6371771693229675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.594630777835846},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5909258127212524},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5788018703460693},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5207764506340027},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5084954500198364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2938738763332367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25965696573257446},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09342131018638611},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2017.7927115","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},{"id":"pmh:oai:opus.reutlingen-university.de:1587","is_oa":false,"landing_page_url":"https://publikationen.reutlingen-university.de/frontdoor/index/index/docId/1587","pdf_url":null,"source":{"id":"https://openalex.org/S4306400499","display_name":"Reutlingen University Academic Bibliography (Reutlingen University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I57589565","host_organization_name":"Reutlingen University","host_organization_lineage":["https://openalex.org/I57589565"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"doc-type:conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.550000011920929,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W186730292","https://openalex.org/W637405227","https://openalex.org/W1560767115","https://openalex.org/W1901478574","https://openalex.org/W1994218207","https://openalex.org/W2045539242","https://openalex.org/W2046328375","https://openalex.org/W2096249093","https://openalex.org/W2109443454","https://openalex.org/W2120889849","https://openalex.org/W2121456807","https://openalex.org/W2126589469","https://openalex.org/W2136486144","https://openalex.org/W2156152281","https://openalex.org/W2269455179","https://openalex.org/W2439183501","https://openalex.org/W2501261048","https://openalex.org/W2505156150"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2098121934","https://openalex.org/W2375192119"],"abstract_inverted_index":{"We":[0,97],"present":[1],"a":[2,25,32,44,50,85,94,106,158,161,177],"new":[3],"methodology":[4,20],"for":[5],"automatic":[6],"selection":[7,28,114,121,150],"and":[8,35,152],"sizing":[9,92,153],"of":[10,22,78,88],"analog":[11,134,145,163],"circuits":[12],"demonstrated":[13],"on":[14],"the":[15,60,65,76,79,100,112,116,120,133],"OTA":[16],"circuit":[17,40,146],"class.":[18],"The":[19,39,53,68,90,123,148,166],"consists":[21],"two":[23],"steps:":[24],"generic":[26],"topology":[27,51,55,61,113,149],"method":[29,151,173],"supported":[30],"by":[31,43,58,110,171,176],"\u201cpart-sizing\u201d":[33],"process":[34,118,154],"subsequent":[36],"final":[37,91],"sizing.":[38],"topologies":[41],"provided":[42],"reuse":[45],"library":[46],"are":[47,155],"classified":[48],"in":[49,83,119,144],"tree.":[52],"appropriate":[54],"is":[56,73,82,93,125,174],"selected":[57],"traversing":[59],"tree":[62],"starting":[63],"at":[64,70],"root":[66],"node.":[67],"decision":[69],"each":[71],"node":[72],"gained":[74],"from":[75],"result":[77,124],"part-sizing,":[80],"which":[81,131],"fact":[84],"node-specific":[86],"set":[87],"simulations.":[89],"simulation-based":[95,108],"optimization.":[96],"significantly":[98,137],"reduce":[99],"overall":[101],"simulation":[102],"effort":[103],"compared":[104,139],"to":[105,140,179],"classical":[107],"optimization":[109],"combining":[111],"with":[115],"part-sizing":[117],"loop.":[122],"an":[126],"interactive":[127],"user":[128],"friendly":[129],"system,":[130],"eases":[132],"designer's":[135],"work":[136],"when":[138],"typical":[141,162],"industrial":[142],"practice":[143],"design.":[147],"implemented":[156],"as":[157],"tool":[159],"into":[160],"design":[164,167,181],"environment.":[165],"productivity":[168],"improvement":[169],"achievable":[170],"our":[172],"shown":[175],"comparison":[178],"other":[180],"automation":[182],"approaches.":[183]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}