{"id":"https://openalex.org/W2612354329","doi":"https://doi.org/10.23919/date.2017.7927114","title":"BITMAN: A tool and API for FPGA bitstream manipulations","display_name":"BITMAN: A tool and API for FPGA bitstream manipulations","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612354329","doi":"https://doi.org/10.23919/date.2017.7927114","mag":"2612354329"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927114","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://www.research.manchester.ac.uk/portal/en/publications/bitman(e40ae12f-aa43-42ac-9252-f3d8d14c9cad).html","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067456177","display_name":"Khoa Dang Pham","orcid":"https://orcid.org/0000-0002-2031-7836"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Khoa Dang Pham","raw_affiliation_strings":["School of Computer Science, The University of Manchester, Manchester, UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060199168","display_name":"Edson Lemos Horta","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Edson Horta","raw_affiliation_strings":["School of Computer Science, The University of Manchester, Manchester, UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["School of Computer Science, The University of Manchester, Manchester, UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067456177"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":10.166,"has_fulltext":true,"cited_by_count":88,"citation_normalized_percentile":{"value":0.98966078,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"894","last_page":"897"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8801636099815369},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.8685238361358643},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8109385967254639},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7847280502319336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6708742380142212},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.5868685841560364},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5600305795669556},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5282586812973022},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44577738642692566},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06683096289634705}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8801636099815369},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.8685238361358643},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8109385967254639},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7847280502319336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6708742380142212},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.5868685841560364},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5600305795669556},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5282586812973022},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44577738642692566},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06683096289634705},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/date.2017.7927114","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/e40ae12f-aa43-42ac-9252-f3d8d14c9cad","is_oa":true,"landing_page_url":null,"pdf_url":"https://www.research.manchester.ac.uk/portal/en/publications/bitman(e40ae12f-aa43-42ac-9252-f3d8d14c9cad).html","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:pure.atira.dk:publications/e40ae12f-aa43-42ac-9252-f3d8d14c9cad","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/e40ae12f-aa43-42ac-9252-f3d8d14c9cad","pdf_url":"https://www.research.manchester.ac.uk/portal/en/publications/bitman(e40ae12f-aa43-42ac-9252-f3d8d14c9cad).html","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Pham, K, Horta, E & Koch, D 2017, 'BITMAN : A tool and API for FPGA bitstream manipulations', Paper presented at Design, Automation and Test in Europe (DATE), Lausanne, Switzerland, 27/03/17 - 31/03/17. https://doi.org/10.23919/DATE.2017.7927114","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/e40ae12f-aa43-42ac-9252-f3d8d14c9cad","is_oa":true,"landing_page_url":null,"pdf_url":"https://www.research.manchester.ac.uk/portal/en/publications/bitman(e40ae12f-aa43-42ac-9252-f3d8d14c9cad).html","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2017605187","display_name":null,"funder_award_id":"H2020 Program","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G2626973862","display_name":null,"funder_award_id":"671632","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G4937468798","display_name":null,"funder_award_id":"H2020","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2612354329.pdf","grobid_xml":"https://content.openalex.org/works/W2612354329.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W157706557","https://openalex.org/W600520643","https://openalex.org/W1485517334","https://openalex.org/W1522421153","https://openalex.org/W1629014923","https://openalex.org/W1972387588","https://openalex.org/W1976150142","https://openalex.org/W2021705882","https://openalex.org/W2043542037","https://openalex.org/W2100801453","https://openalex.org/W2116094656","https://openalex.org/W2133156997","https://openalex.org/W2283501819","https://openalex.org/W2309268518","https://openalex.org/W2403805910","https://openalex.org/W2512096148","https://openalex.org/W4248265791","https://openalex.org/W4255138242","https://openalex.org/W4256629673","https://openalex.org/W6606411226"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4319430423","https://openalex.org/W2340647897","https://openalex.org/W2544043553","https://openalex.org/W2361654132","https://openalex.org/W2121309702","https://openalex.org/W2136261407","https://openalex.org/W2009741039"],"abstract_inverted_index":{"To":[0],"fully":[1],"support":[2],"the":[3,12,33,40,99,116],"partial":[4],"reconfiguration":[5],"capabilities":[6],"of":[7,39,64,122],"FPGAs,":[8],"this":[9,95],"paper":[10,114],"introduces":[11],"tool":[13,37],"and":[14,19,35,50,67,83,119],"API":[15,118],"BitMan":[16,105],"for":[17,80,84,103],"generating":[18],"manipulating":[20],"configuration":[21],"bitstreams.":[22],"Bit-Man":[23],"supports":[24],"recent":[25],"Xilinx":[26],"FPGAs":[27],"that":[28],"can":[29],"be":[30,107],"used":[31,108],"by":[32],"ISE":[34],"Vivado":[36],"suites":[38],"FPGA":[41,74],"vendor":[42,100],"Xilinx,":[43],"including":[44],"latest":[45],"Virtex-6,":[46],"7":[47],"Series,":[48],"UltraScale":[49],"UltraScale\u2212":[51],"series":[52],"FPGAs.":[53],"The":[54,113],"functionality":[55],"includes":[56],"high-level":[57],"commands":[58,79],"such":[59],"as":[60,75,77],"cutting":[61],"out":[62],"regions":[63],"a":[65],"bitstream":[66],"placing":[68],"or":[69,88],"relocating":[70],"modules":[71],"on":[72],"an":[73],"well":[76],"low-level":[78],"modifying":[81],"primitives":[82],"routing":[85],"clock":[86],"networks":[87],"rerouting":[89],"signal":[90],"connections":[91],"at":[92],"run-time.":[93],"All":[94],"is":[96],"possible":[97],"without":[98],"CAD":[101],"tools":[102],"allowing":[104],"to":[106],"even":[109],"with":[110],"embedded":[111],"CPUs.":[112],"describes":[115],"capabilities,":[117],"performance":[120],"evaluation":[121],"BitMan.":[123]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":14},{"year":2020,"cited_by_count":23},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":11}],"updated_date":"2026-03-17T17:19:04.345684","created_date":"2025-10-10T00:00:00"}