{"id":"https://openalex.org/W2612845845","doi":"https://doi.org/10.23919/date.2017.7927101","title":"Taking one-to-one mappings for granted: Advanced logic design of encoder circuits","display_name":"Taking one-to-one mappings for granted: Advanced logic design of encoder circuits","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612845845","doi":"https://doi.org/10.23919/date.2017.7927101","mag":"2612845845"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927101","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028318216","display_name":"Alwin Zulehner","orcid":"https://orcid.org/0000-0003-2258-4118"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Alwin Zulehner","raw_affiliation_strings":["Institute for Integrated Circuits, Johannes Kepler University, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits, Johannes Kepler University, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004214923","display_name":"Robert Wille","orcid":"https://orcid.org/0000-0002-4993-7860"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]},{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Robert Wille","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH, Bremen, Germany","Institute for Integrated Circuits, Johannes Kepler University, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH, Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]},{"raw_affiliation_string":"Institute for Integrated Circuits, Johannes Kepler University, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5028318216"],"corresponding_institution_ids":["https://openalex.org/I121883995"],"apc_list":null,"apc_paid":null,"fwci":2.7235,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.90811508,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"818","last_page":"823"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7964245676994324},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.7131267189979553},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6770310401916504},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6271646022796631},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5889362096786499},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5292921662330627},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5196055769920349},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.48453181982040405},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4551451504230499},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.36788082122802734},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3502260446548462},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3303011655807495},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2589800953865051},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11184430122375488},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0915922224521637},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07997620105743408}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7964245676994324},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.7131267189979553},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6770310401916504},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6271646022796631},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5889362096786499},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5292921662330627},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5196055769920349},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.48453181982040405},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4551451504230499},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.36788082122802734},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3502260446548462},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3303011655807495},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2589800953865051},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11184430122375488},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0915922224521637},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07997620105743408},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927101","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1631356911","https://openalex.org/W1969464533","https://openalex.org/W2080267935","https://openalex.org/W2082508722","https://openalex.org/W2109458549","https://openalex.org/W2110113956","https://openalex.org/W2110711640","https://openalex.org/W2114638353","https://openalex.org/W2114893176","https://openalex.org/W2121695129","https://openalex.org/W2129813130","https://openalex.org/W2145336644","https://openalex.org/W2155448668","https://openalex.org/W2161280215","https://openalex.org/W2203382396","https://openalex.org/W2361528138","https://openalex.org/W2764347725","https://openalex.org/W3144457366","https://openalex.org/W4240871553","https://openalex.org/W4254268359"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2766377030","https://openalex.org/W2041787842","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Encoders":[0],"play":[1],"an":[2,78,93,133],"important":[3],"role":[4],"in":[5,135],"many":[6],"areas":[7],"such":[8],"as":[9,95,97],"memory":[10],"addressing,":[11],"data":[12],"demultiplexing,":[13],"or":[14,46],"for":[15,21,88],"interconnect":[16],"solutions.":[17],"However,":[18],"design":[19,64,80,128],"solutions":[20,65,129],"the":[22,41,60,90,108,124,136],"automatic":[23],"synthesis":[24,103],"of":[25,44,92,114,126,139],"corresponding":[26],"circuits":[27],"suffer":[28],"from":[29],"various":[30],"drawbacks,":[31],"e.g.":[32],"they":[33],"are":[34,47,57],"often":[35],"not":[36,39],"scalable,":[37],"do":[38],"exploit":[40],"full":[42],"degree":[43],"freedom,":[45],"applicable":[48],"to":[49,67,110,132,143],"realize":[50],"certain":[51],"codes":[52],"only.":[53],"All":[54],"these":[55],"problems":[56],"caused":[58],"by":[59,141],"fact":[61],"that":[62,120],"existing":[63],"have":[66],"explicitly":[68,111],"guarantee":[69],"a":[70],"one-to-one":[71,116],"mapping.":[72],"In":[73],"this":[74,121],"work,":[75],"we":[76],"propose":[77],"alternative":[79],"approach":[81],"which":[82],"relies":[83],"on":[84,101],"dedicated":[85],"description":[86],"means":[87],"both,":[89],"specification":[91],"encoder":[94],"well":[96],"its":[98],"circuit.":[99],"Based":[100],"that,":[102],"can":[104],"be":[105],"conducted":[106],"without":[107],"need":[109],"take":[112],"care":[113],"guaranteeing":[115],"mappings.":[117],"Experiments":[118],"show":[119],"indeed":[122],"overcomes":[123],"drawbacks":[125],"current":[127],"and":[130],"leads":[131],"improvement":[134],"resulting":[137],"number":[138],"gates":[140],"up":[142],"92%.":[144]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":9}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}