{"id":"https://openalex.org/W2612625122","doi":"https://doi.org/10.23919/date.2017.7927098","title":"A coordinated multi-agent reinforcement learning approach to multi-level cache co-partitioning","display_name":"A coordinated multi-agent reinforcement learning approach to multi-level cache co-partitioning","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612625122","doi":"https://doi.org/10.23919/date.2017.7927098","mag":"2612625122"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927098","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002082998","display_name":"Rahul Jain","orcid":"https://orcid.org/0000-0003-3786-8682"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rahul Jain","raw_affiliation_strings":["Dept. of Computer Sc. and Engg., Indian Institute of Technology, Delhi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Sc. and Engg., Indian Institute of Technology, Delhi","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027215692","display_name":"Preeti Ranjan Panda","orcid":"https://orcid.org/0000-0002-2508-7531"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Preeti Ranjan Panda","raw_affiliation_strings":["Dept. of Computer Sc. and Engg., Indian Institute of Technology, Delhi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Sc. and Engg., Indian Institute of Technology, Delhi","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036799188","display_name":"Sreenivas Subramoney","orcid":"https://orcid.org/0000-0001-5372-0173"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sreenivas Subramoney","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Technology India Pvt. Ltd., Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Technology India Pvt. Ltd., Bangalore","institution_ids":["https://openalex.org/I4210146682"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4624,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.60294795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"800","last_page":"805"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8648306131362915},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.781044065952301},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7033037543296814},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5779599547386169},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.55663001537323},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5506448745727539},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5426557064056396},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5339668393135071},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5121309757232666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45698124170303345},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.4547627568244934},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.446696937084198},{"id":"https://openalex.org/keywords/reinforcement-learning","display_name":"Reinforcement learning","score":0.43687471747398376},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.42919501662254333},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42104727029800415},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32889243960380554},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2655029892921448},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.24655339121818542}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8648306131362915},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.781044065952301},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7033037543296814},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5779599547386169},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.55663001537323},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5506448745727539},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5426557064056396},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5339668393135071},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5121309757232666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45698124170303345},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.4547627568244934},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.446696937084198},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.43687471747398376},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.42919501662254333},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42104727029800415},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32889243960380554},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2655029892921448},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.24655339121818542},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927098","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1515851193","https://openalex.org/W1992180455","https://openalex.org/W1999611795","https://openalex.org/W2022211308","https://openalex.org/W2036406195","https://openalex.org/W2062265336","https://openalex.org/W2096771064","https://openalex.org/W2103999643","https://openalex.org/W2108561886","https://openalex.org/W2121863487","https://openalex.org/W2123700830","https://openalex.org/W2125670462","https://openalex.org/W2135089498","https://openalex.org/W2143773524","https://openalex.org/W2143835304","https://openalex.org/W2145339207","https://openalex.org/W2161381115","https://openalex.org/W2294732503","https://openalex.org/W2345722469","https://openalex.org/W2803052637","https://openalex.org/W3149280674","https://openalex.org/W4214717370","https://openalex.org/W6751518279","https://openalex.org/W6903425900"],"related_works":["https://openalex.org/W2118532220","https://openalex.org/W4240807263","https://openalex.org/W2913446311","https://openalex.org/W1532726325","https://openalex.org/W2354938433","https://openalex.org/W3142147837","https://openalex.org/W2115561485","https://openalex.org/W1987511199","https://openalex.org/W35114839","https://openalex.org/W2608622083"],"abstract_inverted_index":{"The":[0],"widening":[1],"gap":[2],"between":[3],"the":[4,12,20,34,47,53,58,157,162],"processor":[5],"and":[6,56,78,105,127,140,148],"memory":[7],"performance":[8,55],"has":[9,101],"led":[10],"to":[11,60,130,145],"inclusion":[13],"of":[14,17,64,143,164],"multiple":[15,30,65],"levels":[16,67],"caches":[18],"in":[19,40,46],"modern":[21],"multi-core":[22],"systems.":[23],"Processors":[24],"with":[25,119],"simultaneous":[26],"multithreading":[27],"(SMT)":[28],"support":[29],"hardware":[31,111],"threads":[32],"on":[33],"same":[35],"physical":[36],"core,":[37],"which":[38],"results":[39],"shared":[41],"private":[42],"caches.":[43],"Any":[44],"inefficiency":[45],"cache":[48,66,166],"hierarchy":[49],"can":[50],"negatively":[51],"impact":[52],"system":[54,76,138],"motivates":[57],"need":[59],"perform":[61],"a":[62,83],"co-optimization":[63],"by":[68],"trading":[69],"off":[70],"individual":[71],"application":[72],"throughput":[73,77,139],"for":[74,90],"better":[75],"energy-delay-product":[79],"(EDP).":[80],"We":[81,114,153],"propose":[82],"novel":[84],"coordinated":[85],"multiagent":[86],"reinforcement":[87],"learning":[88],"technique":[89],"performing":[91],"Dynamic":[92],"Cache":[93],"Co-partitioning,":[94],"called":[95],"Machine":[96],"Learned":[97],"Caches":[98],"(MLC).":[99],"MLC":[100,136],"low":[102],"implementation":[103],"overhead":[104],"does":[106],"not":[107],"require":[108],"any":[109],"special":[110],"data":[112],"profilers.":[113],"have":[115],"validated":[116],"our":[117],"proposal":[118],"15":[120],"8-core":[121],"workloads":[122],"created":[123],"using":[124],"Spec2006":[125],"benchmarks":[126],"found":[128],"it":[129],"be":[131],"an":[132],"effective":[133],"co-partitioning":[134],"technique.":[135],"exhibited":[137],"EDP":[141],"improvements":[142],"up":[144],"14%":[146],"(gmean:9.35%)":[147],"19.2%":[149],"(gmean:":[150],"13.5%)":[151],"respectively.":[152],"believe":[154],"this":[155],"is":[156],"first":[158],"attempt":[159],"at":[160],"addressing":[161],"problem":[163],"multi-level":[165],"co-partitioning.":[167]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}