{"id":"https://openalex.org/W2612744970","doi":"https://doi.org/10.23919/date.2017.7927071","title":"A novel way to efficiently simulate complex full systems incorporating hardware accelerators","display_name":"A novel way to efficiently simulate complex full systems incorporating hardware accelerators","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612744970","doi":"https://doi.org/10.23919/date.2017.7927071","mag":"2612744970"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927071","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065898973","display_name":"Nikolaos Tampouratzis","orcid":"https://orcid.org/0000-0003-4794-9347"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Tampouratzis Nikolaos","raw_affiliation_strings":["Microprocessor and Hardware Laboratory, Technical University of Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Microprocessor and Hardware Laboratory, Technical University of Crete, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103107438","display_name":"Konstantinos Georgopoulos","orcid":"https://orcid.org/0000-0002-6600-4907"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantinos Georgopoulos","raw_affiliation_strings":["Microprocessor and Hardware Laboratory, Technical University of Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Microprocessor and Hardware Laboratory, Technical University of Crete, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032739499","display_name":"Ioannis Papaefstathiou","orcid":"https://orcid.org/0000-0001-6386-5616"},"institutions":[{"id":"https://openalex.org/I4210141508","display_name":"Synelixis (Greece)","ror":"https://ror.org/0570bna54","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210141508"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Yannis Papaefstathiou","raw_affiliation_strings":["Synelixis Solutions, Chalkida, Greece"],"affiliations":[{"raw_affiliation_string":"Synelixis Solutions, Chalkida, Greece","institution_ids":["https://openalex.org/I4210141508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065898973"],"corresponding_institution_ids":["https://openalex.org/I55741626"],"apc_list":null,"apc_paid":null,"fwci":0.4506,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59185617,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"39","issue":null,"first_page":"658","last_page":"661"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9187924861907959},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8070573210716248},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6474251747131348},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6232337951660156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5782167911529541},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5482181310653687},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5321720242500305},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5210758447647095},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.497388631105423},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4571646451950073},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.4483616352081299},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4283401072025299},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.41675031185150146},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22582650184631348},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2194320559501648},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.14802879095077515}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9187924861907959},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8070573210716248},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6474251747131348},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6232337951660156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5782167911529541},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5482181310653687},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5321720242500305},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5210758447647095},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.497388631105423},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4571646451950073},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.4483616352081299},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4283401072025299},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.41675031185150146},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22582650184631348},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2194320559501648},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.14802879095077515},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927071","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W164384110","https://openalex.org/W2002703045","https://openalex.org/W2041782669","https://openalex.org/W2099111195","https://openalex.org/W2147657366","https://openalex.org/W4231250608","https://openalex.org/W4256068646"],"related_works":["https://openalex.org/W4234221021","https://openalex.org/W2548514518","https://openalex.org/W2119904701","https://openalex.org/W1984090905","https://openalex.org/W2166942069","https://openalex.org/W2790192245","https://openalex.org/W2170029576","https://openalex.org/W2159088510","https://openalex.org/W4233602124","https://openalex.org/W2156965212"],"abstract_inverted_index":{"The":[0,60,124,176],"breakdown":[1],"of":[2,16,100,112,146,161,188,218],"Dennard":[3],"scaling":[4],"coupled":[5],"with":[6],"the":[7,14,40,54,57,94,135,168,180,184,192,208,213,222],"persistently":[8],"growing":[9],"transistor":[10],"counts":[11],"severally":[12],"increased":[13],"importance":[15],"application-specific":[17],"hardware":[18,116],"acceleration;":[19],"such":[20,38,74],"an":[21],"approach":[22,215],"offers":[23],"significant":[24],"performance":[25],"and":[26,77,86,103,166,207],"energy":[27],"benefits":[28],"compared":[29],"to":[30,35,52,82,92],"general-purpose":[31],"solutions.":[32],"In":[33,90],"order":[34,91],"thoroughly":[36],"evaluate":[37,53],"architectures,":[39],"designer":[41],"should":[42],"perform":[43],"a":[44,83,97,156,162],"quite":[45],"extensive":[46],"design":[47,88,95],"space":[48],"exploration":[49],"so":[50],"as":[51,75],"trade-offs":[55],"across":[56,191],"entire":[58],"system.":[59],"design,":[61],"until":[62],"recently,":[63],"has":[64,197],"been":[65,198],"predominantly":[66],"done":[67],"using":[68],"Register":[69],"Transfer":[70],"Level":[71],"(RTL)":[72],"languages":[73],"Verilog":[76],"VHDL,":[78],"which,":[79],"however,":[80,127],"lead":[81],"prohibitively":[84],"long":[85],"costly":[87],"effort.":[89],"reduce":[93],"time":[96],"wide":[98],"range":[99],"both":[101],"commercial":[102],"academic":[104],"High-Level":[105],"Synthesis":[106],"(HLS)":[107],"tools":[108],"have":[109],"emerged;":[110],"most":[111,130,169],"those":[113],"tools,":[114],"handle":[115],"accelerators":[117],"that":[118,129,212],"are":[119],"described":[120],"in":[121],"synthesisable":[122],"SystemC.":[123],"problem":[125],"today,":[126],"is":[128,179,216],"simulators":[131],"used":[132],"for":[133],"evaluating":[134],"complete":[136],"user":[137],"applications":[138],"(i.e.":[139,174],"full-system":[140],"CPU/Mem/Peripheral":[141],"simulators)":[142],"lack":[143],"any":[144],"type":[145],"SystemC":[147,164],"accelerator":[148,165],"support.":[149],"Within":[150],"this":[151,153],"context":[152],"paper":[154],"presents":[155],"novel":[157],"simulation":[158],"environment":[159],"comprised":[160],"generic":[163],"probably":[167],"widely":[170],"known":[171],"fullsystem":[172],"simulator":[173],"GEM5).":[175],"proposed":[177],"system":[178],"only":[181],"solution":[182],"supporting":[183],"very":[185],"important":[186],"feature":[187],"global":[189],"synchronization":[190],"integrated":[193],"simulation;":[194],"furthermore":[195],"it":[196],"evaluated":[199],"based":[200],"on":[201],"two":[202],"different":[203],"computationally-intensive":[204],"use":[205],"cases":[206],"final":[209],"results":[210],"demonstrate":[211],"presented":[214],"orders":[217],"magnitude":[219],"faster":[220],"than":[221],"existing":[223],"ones.":[224]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}