{"id":"https://openalex.org/W2613165906","doi":"https://doi.org/10.23919/date.2017.7927060","title":"Reconfigurable threshold logic gates using optoelectronic capacitors","display_name":"Reconfigurable threshold logic gates using optoelectronic capacitors","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2613165906","doi":"https://doi.org/10.23919/date.2017.7927060","mag":"2613165906"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927060","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036685018","display_name":"Ragh Kuttappa","orcid":"https://orcid.org/0000-0003-1022-2187"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ragh Kuttappa","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042706753","display_name":"Lunal Khuon","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lunal Khuon","raw_affiliation_strings":["Department of Engineering Technology, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Engineering Technology, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036535913","display_name":"Bahram Nabet","orcid":"https://orcid.org/0000-0001-9320-9388"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bahram Nabet","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036685018"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48498837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"38","issue":null,"first_page":"614","last_page":"617"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.770733118057251},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7211695909500122},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.7126780152320862},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6457672119140625},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.628149688243866},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5824620723724365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5506939888000488},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.5449243783950806},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.49304768443107605},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4746739864349365},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.4621589481830597},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.45741552114486694},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4350099265575409},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4334823191165924},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4193994700908661},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.39596325159072876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37242117524147034},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.35561251640319824},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2849915027618408},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2774544358253479},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2516742944717407},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23165088891983032},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20230528712272644},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1452522873878479},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.13814422488212585},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07645857334136963}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.770733118057251},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7211695909500122},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.7126780152320862},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6457672119140625},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.628149688243866},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5824620723724365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5506939888000488},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.5449243783950806},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.49304768443107605},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4746739864349365},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.4621589481830597},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.45741552114486694},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4350099265575409},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4334823191165924},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4193994700908661},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.39596325159072876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37242117524147034},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.35561251640319824},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2849915027618408},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2774544358253479},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2516742944717407},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23165088891983032},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20230528712272644},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1452522873878479},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.13814422488212585},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07645857334136963}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927060","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1969571407","https://openalex.org/W2066670907","https://openalex.org/W2109603506","https://openalex.org/W2152142824","https://openalex.org/W2155296713","https://openalex.org/W2172071777","https://openalex.org/W2516467421"],"related_works":["https://openalex.org/W188762367","https://openalex.org/W4252993849","https://openalex.org/W1017999001","https://openalex.org/W2765195743","https://openalex.org/W2616524835","https://openalex.org/W2917652992","https://openalex.org/W2592373406","https://openalex.org/W2791832526","https://openalex.org/W24644591","https://openalex.org/W2760870732"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,22,30,38,49,92,109],"integration":[4],"of":[5,21,94,146],"optoelectronic":[6,23,50,110],"devices":[7],"with":[8,69,104,138],"CMOS":[9,102,148],"to":[10,36,82],"implement":[11],"reconfigurable":[12,45],"threshold":[13,39],"logic":[14,40],"gates":[15,46,58,65,68,115,118],"for":[16,61,108],"Boolean":[17,76,86,133],"functions.":[18],"The":[19,56],"weight":[20],"device":[24],"can":[25,79,135],"be":[26,80,136],"altered":[27],"by":[28,91],"changing":[29],"optical":[31],"power":[32,130,145],"which":[33],"is":[34],"used":[35],"reconfigure":[37],"(TL)":[41],"gate.":[42],"These":[43],"novel":[44],"are":[47,59,119],"called":[48],"capacitor":[51,111],"based":[52],"TL":[53,95],"(OECTL)":[54],"gates.":[55],"OECTL":[57],"designed":[60],"i)":[62,113],"simplistic":[63],"AND/NAND":[64,114],"and":[66,72,116,127,131,142],"OR/NOR":[67,117],"large":[70],"fan-in":[71,123],"ii)":[73,132],"linearly":[74,84],"separable":[75,85],"functions":[77,134],"that":[78],"reconfigured":[81,137],"other":[83],"functions,":[87],"constrained":[88],"in":[89,99],"reconfiguration":[90],"specifics":[93],"operation.":[96],"SPICE":[97],"simulations":[98],"65nm":[100],"bulk":[101],"technology":[103],"a":[105],"Verilog-A":[106],"model":[107],"demonstrate":[112],"2\u00d7":[120],"faster":[121],"as":[122],"goes":[124],"above":[125],"3":[126],"consumes":[128],"low":[129],"0.58\u00d7":[139],"smaller":[140],"delay":[141],"0.46\u00d7":[143],"less":[144],"standard":[147],"design.":[149]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}