{"id":"https://openalex.org/W2612881234","doi":"https://doi.org/10.23919/date.2017.7927032","title":"Application performance improvement by exploiting process variability on FPGA devices","display_name":"Application performance improvement by exploiting process variability on FPGA devices","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612881234","doi":"https://doi.org/10.23919/date.2017.7927032","mag":"2612881234"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927032","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927032","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060953706","display_name":"Konstantinos Maragos","orcid":"https://orcid.org/0000-0001-7684-1111"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantinos Maragos","raw_affiliation_strings":["School of ECE, National Technical University of Athens"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, National Technical University of Athens","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053524294","display_name":"George Lentaris","orcid":"https://orcid.org/0000-0003-1664-8648"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Lentaris","raw_affiliation_strings":["School of ECE, National Technical University of Athens"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, National Technical University of Athens","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["School of ECE, National Technical University of Athens"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, National Technical University of Athens","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072486756","display_name":"Kostas Siozios","orcid":"https://orcid.org/0000-0002-0285-2202"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Kostas Siozios","raw_affiliation_strings":["Department of Physics, Aristotle Univ. of Thessaloniki"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle Univ. of Thessaloniki","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["School of Computer Science, The Univ. of Manchester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, The Univ. of Manchester","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0189,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.83958496,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"14","issue":null,"first_page":"452","last_page":"457"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7532389163970947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7165480256080627},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6369630694389343},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6213775873184204},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5983832478523254},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5173689723014832},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.485881507396698},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3758299648761749},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1070956289768219}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7532389163970947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7165480256080627},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6369630694389343},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6213775873184204},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5983832478523254},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5173689723014832},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.485881507396698},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3758299648761749},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1070956289768219},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927032","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927032","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320330142","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W153999141","https://openalex.org/W1530625153","https://openalex.org/W1830929998","https://openalex.org/W1956210796","https://openalex.org/W1986633635","https://openalex.org/W2024761054","https://openalex.org/W2059193309","https://openalex.org/W2065549026","https://openalex.org/W2110658529","https://openalex.org/W2116766520","https://openalex.org/W2141682861","https://openalex.org/W2153552399","https://openalex.org/W2153998895","https://openalex.org/W2155142975","https://openalex.org/W2161344439","https://openalex.org/W2540088678","https://openalex.org/W4251154776","https://openalex.org/W6656564692","https://openalex.org/W6683142578"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2340647897","https://openalex.org/W2941434274","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2385177848","https://openalex.org/W2103526090","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Process":[0],"variability":[1,28,73,123,133],"is":[2],"known":[3],"to":[4,35,68,107,129,135,148,151,164],"be":[5],"increasing":[6],"with":[7,104],"technology":[8],"scaling":[9],"in":[10,30,74,78,113,124],"IC":[11],"fabrication,":[12,45],"thereby":[13],"degrading":[14],"the":[15,19,27,33,37,48,110,125,140,152],"overall":[16],"performance":[17,38,141],"of":[18,39,51,64,94,127,142],"manufactured":[20],"devices.":[21,83],"The":[22],"current":[23],"paper":[24],"focuses":[25],"on":[26,47,91],"effect":[29],"FPGAs":[31],"and":[32,71,102,131,156],"possibility":[34],"boost":[36],"each":[40],"device":[41],"at":[42],"run-time,":[43],"after":[44],"based":[46,90],"individual":[49],"characteristics":[50],"this":[52],"device.":[53],"First,":[54],"we":[55,85],"develop":[56,86],"a":[57,61,87],"sensing":[58],"infrastructure":[59],"involving":[60],"wide":[62],"network":[63],"customized":[65],"ring":[66],"oscillators":[67],"measure":[69],"intra-chip":[70,122],"inter-chip":[72,132],"28nm":[75],"FPGAs,":[76],"i.e.,":[77],"eight":[79],"Xilinx":[80],"Zynq":[81,114],"XC7Z020T-1CSG324":[82],"Second,":[84],"closed-loop":[88],"framework":[89,138],"dynamic":[92],"reconfiguration":[93],"clock":[95],"tiles,":[96],"I/O":[97],"data":[98],"sniffing,":[99],"HW/SW":[100],"communication,":[101],"verification":[103],"test":[105],"vectors,":[106],"dynamically":[108],"increase":[109],"operating":[111],"frequency":[112],"while":[115],"preserving":[116],"its":[117],"correctness.":[118],"Our":[119,137],"results":[120],"show":[121],"area":[126],"5.2%":[128],"7.7%":[130],"up":[134,147,163],"17%.":[136],"improves":[139],"example":[143],"FIR":[144],"designs":[145],"by":[146,162],"90.3%":[149],"compared":[150],"SW":[153],"tool":[154],"reports":[155],"shows":[157],"speed":[158],"difference":[159],"among":[160],"devices":[161],"12.4%.":[165]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}