{"id":"https://openalex.org/W2613167362","doi":"https://doi.org/10.23919/date.2017.7927018","title":"An energy-efficient memory hierarchy for multi-issue processors","display_name":"An energy-efficient memory hierarchy for multi-issue processors","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2613167362","doi":"https://doi.org/10.23919/date.2017.7927018","mag":"2613167362"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927018","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927018","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041427628","display_name":"Tiago Trevisan Jost","orcid":"https://orcid.org/0000-0002-0601-7247"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Tiago Jost","raw_affiliation_strings":["Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064852217","display_name":"Gabriel L. Nazar","orcid":"https://orcid.org/0000-0001-7202-7139"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gabriel Nazar","raw_affiliation_strings":["Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luigi Carro","raw_affiliation_strings":["Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041427628"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46696035,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"368","last_page":"373"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8651906251907349},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5913559198379517},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5341218113899231},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5336426496505737},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5291545391082764},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5290723443031311},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4567083716392517},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.45386600494384766},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4460245668888092},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.42122769355773926},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.41696077585220337},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.412168025970459},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.40711861848831177},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.40442705154418945},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.389944851398468},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2808530330657959},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.2643771171569824},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.13901355862617493}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8651906251907349},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5913559198379517},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5341218113899231},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5336426496505737},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5291545391082764},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5290723443031311},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4567083716392517},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.45386600494384766},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4460245668888092},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.42122769355773926},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.41696077585220337},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.412168025970459},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.40711861848831177},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.40442705154418945},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.389944851398468},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2808530330657959},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.2643771171569824},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.13901355862617493},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927018","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927018","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W1982825626","https://openalex.org/W1993385165","https://openalex.org/W1996810600","https://openalex.org/W2053480496","https://openalex.org/W2073865683","https://openalex.org/W2090809553","https://openalex.org/W2093994565","https://openalex.org/W2098511965","https://openalex.org/W2105778948","https://openalex.org/W2110421595","https://openalex.org/W2163270257","https://openalex.org/W2171066426","https://openalex.org/W2575889463","https://openalex.org/W3148444620","https://openalex.org/W4246166885","https://openalex.org/W4247977365","https://openalex.org/W4255817501"],"related_works":["https://openalex.org/W4299915517","https://openalex.org/W2735130281","https://openalex.org/W2532806932","https://openalex.org/W15724499","https://openalex.org/W2350803493","https://openalex.org/W79990711","https://openalex.org/W2243967874","https://openalex.org/W2380172837","https://openalex.org/W1981002423","https://openalex.org/W2007917904"],"abstract_inverted_index":{"Embedded":[0],"processors":[1,63],"must":[2],"rely":[3],"on":[4,134],"the":[5,13,31,67,76,80,87,100,108,115],"efficient":[6],"use":[7,27,81],"of":[8,18,82,102,110,125],"instruction-level":[9],"parallelism":[10],"to":[11,25,39,75,90,112,145],"answer":[12],"performance":[14],"and":[15,48,133],"energy":[16,132],"needs":[17],"modern":[19],"applications.":[20],"However,":[21],"a":[22,55,92,95,146],"limiting":[23],"factor":[24],"better":[26],"available":[28],"resources":[29],"inside":[30],"processor":[32],"concerns":[33],"memory":[34,57,69,142],"bandwidth.":[35],"Adding":[36],"extra":[37,73],"ports":[38,74],"allow":[40],"for":[41,60],"more":[42],"data":[43,88,141],"accesses":[44],"drastically":[45],"increases":[46],"costs":[47],"energy.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53],"present":[54],"novel":[56],"architecture":[58],"system":[59,93],"embedded":[61],"multi-issue":[62],"that":[64],"can":[65],"overcome":[66],"limited":[68],"bandwidth":[70],"without":[71,98],"adding":[72],"system.":[77],"We":[78],"combine":[79],"software-managed":[83],"memories":[84],"(SMM)":[85],"with":[86,94],"cache":[89],"provide":[91],"higher":[96],"throughput":[97],"increasing":[99],"number":[101],"ports.":[103],"Compiler-automated":[104],"code":[105],"transformations":[106],"minimize":[107],"effort":[109],"programmers":[111],"benefit":[113],"from":[114],"proposed":[116],"architecture.":[117],"Our":[118],"experimental":[119],"results":[120],"show":[121],"an":[122],"average":[123,135],"speedup":[124],"1.17x,":[126],"while":[127],"consuming":[128],"69%":[129],"less":[130],"dynamic":[131],"74.7%":[136],"lower":[137],"energy-delay":[138],"product":[139],"regarding":[140],"in":[143],"comparison":[144],"baseline":[147],"processor.":[148]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}