{"id":"https://openalex.org/W2613079001","doi":"https://doi.org/10.23919/date.2017.7927017","title":"Rethinking on-chip DRAM cache for simultaneous performance and energy optimization","display_name":"Rethinking on-chip DRAM cache for simultaneous performance and energy optimization","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2613079001","doi":"https://doi.org/10.23919/date.2017.7927017","mag":"2613079001"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927017","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070038996","display_name":"Fazal Hameed","orcid":"https://orcid.org/0000-0002-2763-8755"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Fazal Hameed","raw_affiliation_strings":["Center for Advancing Electronics Dresden (cfaed), Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (cfaed), Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030115692","display_name":"Jer\u00f3nimo Castrill\u00f3n","orcid":"https://orcid.org/0000-0002-5007-445X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jeronimo Castrillon","raw_affiliation_strings":["Center for Advancing Electronics Dresden (cfaed), Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (cfaed), Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5070038996"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":1.3519,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.81509704,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"362","last_page":"367"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8536789417266846},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7406725287437439},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6774171590805054},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5498155355453491},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5142444968223572},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48783186078071594},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4795669913291931},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.45881161093711853},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42396825551986694},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26589298248291016},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06295555830001831}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8536789417266846},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7406725287437439},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6774171590805054},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5498155355453491},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5142444968223572},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48783186078071594},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4795669913291931},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.45881161093711853},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42396825551986694},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26589298248291016},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06295555830001831}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927017","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2036853599","https://openalex.org/W2058752853","https://openalex.org/W2075293780","https://openalex.org/W2082375193","https://openalex.org/W2082927749","https://openalex.org/W2082982763","https://openalex.org/W2106754364","https://openalex.org/W2107304970","https://openalex.org/W2115172404","https://openalex.org/W2126112620","https://openalex.org/W2131413854","https://openalex.org/W2142012233","https://openalex.org/W2147926533","https://openalex.org/W2152933730","https://openalex.org/W2310466831","https://openalex.org/W2407820757","https://openalex.org/W3139689176","https://openalex.org/W4232453610","https://openalex.org/W6679697899"],"related_works":["https://openalex.org/W2094308961","https://openalex.org/W2533585248","https://openalex.org/W4386903460","https://openalex.org/W2806599233","https://openalex.org/W2130233920","https://openalex.org/W2473808647","https://openalex.org/W4389476207","https://openalex.org/W2167303720","https://openalex.org/W2549803267","https://openalex.org/W2125880695"],"abstract_inverted_index":{"State-of-the-art":[0],"DRAM":[1,82,118,131,200],"cache":[2,83,132,145,201],"employs":[3],"a":[4,36,79,103],"small":[5,37,59,89,122,189],"Tag-Cache":[6,19,110],"and":[7,18,153,164,168,182,188],"its":[8],"performance":[9,43,96,167,179],"is":[10],"dependent":[11],"upon":[12,25],"two":[13],"important":[14],"parameters":[15,23],"namely":[16],"bank-level-parallelism":[17,46],"hit":[20,76,111],"rate.":[21],"These":[22],"depend":[24],"the":[26,48,66,81,109,130,141,161,177],"row":[27,38,51,60,90,123,190,204],"buffer":[28,39,52,91,124,191,205],"organization.":[29,125],"Recently,":[30],"it":[31],"has":[32],"been":[33],"shown":[34],"that":[35,107,137],"organization":[40,53,92],"delivers":[41],"better":[42],"via":[44,193],"improved":[45],"than":[47],"traditional":[49],"large":[50,187,203],"along":[54],"with":[55,134,202],"energy":[56,169,210],"benefits.":[57,97],"However,":[58],"buffers":[61],"do":[62],"not":[63],"fully":[64],"exploit":[65],"temporal":[67],"locality":[68,142],"of":[69,144,212],"tag":[70],"accesses,":[71],"leading":[72],"to":[73,85,93,116,186,199],"reduced":[74],"TagCache":[75],"rates.":[77],"As":[78],"result,":[80],"needs":[84],"be":[86],"re-designed":[87],"for":[88],"achieve":[94],"additional":[95],"In":[98,126],"this":[99],"paper,":[100],"we":[101,128,207],"propose":[102],"novel":[104,135,150],"tag-store":[105,119,151],"mechanism":[106,152],"improves":[108,176],"rate":[112],"by":[113,180],"70%":[114],"compared":[115,185],"existing":[117],"mechanisms":[120],"employing":[121],"addition,":[127],"enhance":[129],"controller":[133,154],"policies":[136,155],"take":[138],"into":[139],"account":[140],"characteristics":[143],"accesses.":[146],"We":[147],"evaluate":[148],"our":[149],"in":[156],"an":[157,209],"8-core":[158],"system":[159],"running":[160],"SPEC2006":[162],"benchmark":[163],"compare":[165],"their":[166],"consumption":[170],"against":[171],"recent":[172],"proposals.":[173],"Our":[174],"architecture":[175],"average":[178],"21.2%":[181],"11.4%":[183],"respectively":[184],"organizations":[192],"simultaneously":[194],"improving":[195],"both":[196],"parameters.":[197],"Compared":[198],"organization,":[206],"report":[208],"improvement":[211],"62%.":[213]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}