{"id":"https://openalex.org/W2587608034","doi":"https://doi.org/10.23919/date.2017.7927013","title":"Exploiting transistor-level reconfiguration to optimize combinational circuits","display_name":"Exploiting transistor-level reconfiguration to optimize combinational circuits","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2587608034","doi":"https://doi.org/10.23919/date.2017.7927013","mag":"2587608034"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927013","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927013","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060193481","display_name":"Michael Raitza","orcid":"https://orcid.org/0000-0003-2370-4054"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Michael Raitza","raw_affiliation_strings":["Processor Design Group, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Processor Design Group, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Processor Design Group, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Processor Design Group, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005578675","display_name":"Marcus V\u00f6lp","orcid":"https://orcid.org/0000-0002-8020-4446"},"institutions":[{"id":"https://openalex.org/I186903577","display_name":"University of Luxembourg","ror":"https://ror.org/036x5ad56","country_code":"LU","type":"education","lineage":["https://openalex.org/I186903577"]}],"countries":["LU"],"is_corresponding":false,"raw_author_name":"Marcus Volp","raw_affiliation_strings":["University of Luxembourg, Luxembourg"],"affiliations":[{"raw_affiliation_string":"University of Luxembourg, Luxembourg","institution_ids":["https://openalex.org/I186903577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091157874","display_name":"Dennis Walter","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dennis Walter","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003486126","display_name":"Jens Trommer","orcid":"https://orcid.org/0000-0003-2972-438X"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Trommer","raw_affiliation_strings":["Namlab gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Namlab gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003850300","display_name":"Thomas Mikolajick","orcid":"https://orcid.org/0000-0003-3814-0378"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Mikolajick","raw_affiliation_strings":["Namlab gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Namlab gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101914544","display_name":"W. Weber","orcid":"https://orcid.org/0000-0001-9504-5671"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Walter M. Weber","raw_affiliation_strings":["Namlab gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Namlab gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5060193481"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":2.9213,"has_fulltext":false,"cited_by_count":64,"citation_normalized_percentile":{"value":0.91376299,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"338","last_page":"343"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7148562669754028},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7105449438095093},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6417576670646667},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6369357109069824},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6238982081413269},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6139146685600281},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.517106294631958},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47674545645713806},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4732000529766083},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3640923500061035},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.286685585975647},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21519336104393005},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18501445651054382},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06226503849029541}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7148562669754028},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7105449438095093},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6417576670646667},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6369357109069824},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6238982081413269},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6139146685600281},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.517106294631958},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47674545645713806},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4732000529766083},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3640923500061035},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.286685585975647},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21519336104393005},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18501445651054382},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06226503849029541},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927013","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927013","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6800000071525574,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W136293011","https://openalex.org/W1483713538","https://openalex.org/W1991485703","https://openalex.org/W2000992449","https://openalex.org/W2001346321","https://openalex.org/W2011829553","https://openalex.org/W2028407134","https://openalex.org/W2037420854","https://openalex.org/W2055215434","https://openalex.org/W2088115909","https://openalex.org/W2111832576","https://openalex.org/W2139822290","https://openalex.org/W2165952540","https://openalex.org/W2166127884","https://openalex.org/W2270125711","https://openalex.org/W2312503676","https://openalex.org/W2322754293","https://openalex.org/W2346682451","https://openalex.org/W2413473339","https://openalex.org/W4238718488","https://openalex.org/W6605450197","https://openalex.org/W6653525883","https://openalex.org/W6659971137","https://openalex.org/W6677157478"],"related_works":["https://openalex.org/W2152623100","https://openalex.org/W25204318","https://openalex.org/W2096417281","https://openalex.org/W2138895528","https://openalex.org/W2077035242","https://openalex.org/W3042643149","https://openalex.org/W2026481470","https://openalex.org/W1999203047","https://openalex.org/W3201977823","https://openalex.org/W2362203107"],"abstract_inverted_index":{"Silicon":[0],"nanowire":[1],"reconfigurable":[2],"field":[3],"effect":[4],"transistors":[5,16,100],"(SiNW":[6],"RFETs)":[7],"abolish":[8],"the":[9,31,97,117,127],"physical":[10],"separation":[11],"of":[12,33,59,99,126],"n-type":[13],"and":[14,56,78,87,130],"p-type":[15],"by":[17,62,121,134],"taking":[18],"up":[19],"both":[20],"roles":[21],"in":[22,40],"a":[23,27,53],"configurable":[24],"way":[25],"within":[26],"doping-free":[28],"technology.":[29],"However,":[30],"potential":[32],"transistor-level":[34,64],"reconfigurability":[35],"has":[36],"not":[37],"been":[38],"demonstrated":[39],"larger":[41,124],"circuits,":[42],"so":[43],"far.":[44],"In":[45],"this":[46],"paper,":[47],"we":[48,92,110],"present":[49],"first":[50],"steps":[51],"to":[52,95,101],"new":[54,68],"compact":[55],"efficient":[57],"design":[58],"combinational":[60],"circuits":[61],"employing":[63],"reconfiguration.":[65],"We":[66],"contribute":[67],"basic":[69],"gates":[70],"realized":[71],"with":[72,84],"silicon":[73],"nanowires,":[74],"such":[75],"as":[76],"2/3-XOR":[77],"MUX":[79],"gates.":[80],"Exemplifying":[81],"our":[82,106],"approach":[83],"4-bit,":[85],"8-bit":[86],"16-bit":[88],"conditional":[89],"carry":[90],"adders,":[91],"were":[93],"able":[94],"reduce":[96,116],"number":[98],"almost":[102],"one":[103],"half.":[104],"With":[105],"current":[107],"case":[108],"study":[109],"show":[111],"that":[112],"SiNW":[113],"technology":[114],"can":[115],"required":[118],"chip":[119],"area":[120],"16":[122],"despite":[123],"size":[125],"individual":[128],"transistor,":[129],"improve":[131],"circuit":[132],"speed":[133],"26%.":[135]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":2}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}