{"id":"https://openalex.org/W2612004223","doi":"https://doi.org/10.23919/date.2017.7927008","title":"GPUguard: Towards supporting a predictable execution model for heterogeneous SoC","display_name":"GPUguard: Towards supporting a predictable execution model for heterogeneous SoC","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612004223","doi":"https://doi.org/10.23919/date.2017.7927008","mag":"2612004223"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927008","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927008","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1171918","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035314320","display_name":"Bj\u00f6rn Forsberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Bjorn Forsberg","raw_affiliation_strings":["Swiss Federal Institute of Technology, Z\u00fcrich"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology, Z\u00fcrich","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["Swiss Federal Institute of Technology, Z\u00fcrich","University of Bologna"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology, Z\u00fcrich","institution_ids":[]},{"raw_affiliation_string":"University of Bologna","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Swiss Federal Institute of Technology, Z\u00fcrich","University of Bologna"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology, Z\u00fcrich","institution_ids":[]},{"raw_affiliation_string":"University of Bologna","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5035314320"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.3153,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.9688734,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"318","last_page":"321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7401235699653625},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3760254979133606},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34204232692718506},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3222818374633789},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.32061439752578735}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7401235699653625},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3760254979133606},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34204232692718506},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3222818374633789},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.32061439752578735}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.23919/date.2017.7927008","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927008","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/613670","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/613670","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1171918","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171918","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/222912","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/222912","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"doi:10.3929/ethz-b-000222912","is_oa":true,"landing_page_url":"https://doi.org/10.3929/ethz-b-000222912","pdf_url":null,"source":{"id":"https://openalex.org/S7407051236","display_name":"ETH Z\u00fcrich Research Collection","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1171918","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171918","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1955565646","https://openalex.org/W2002004997","https://openalex.org/W2049875313","https://openalex.org/W2122969894","https://openalex.org/W2149075075","https://openalex.org/W2320276994","https://openalex.org/W4239585883","https://openalex.org/W4243598353","https://openalex.org/W6682152478"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"The":[0],"deployment":[1],"of":[2,19,53,116],"real-time":[3],"workloads":[4],"on":[5,28,72,83,124],"commercial":[6],"off-the-shelf":[7],"(COTS)":[8],"hardware":[9,55],"is":[10,65,109],"attractive,":[11],"as":[12],"it":[13,64],"reduces":[14],"the":[15,101,113,126,129],"cost":[16],"and":[17,128],"time-to-market":[18],"new":[20],"products.":[21],"Most":[22],"modern":[23],"high-end":[24],"embedded":[25],"SoCs":[26],"rely":[27],"a":[29,33,38,43,47,85,121],"heterogeneous":[30,95],"design,":[31],"coupling":[32],"general-purpose":[34],"multi-core":[35],"CPU":[36,127],"to":[37,58,68,111],"massively":[39],"parallel":[40],"accelerator,":[41],"typically":[42],"programmable":[44],"GPU,":[45],"sharing":[46],"single":[48],"global":[49],"DRAM.":[50],"However,":[51],"because":[52],"non-predictable":[54],"arbiters":[56],"designed":[57],"maximize":[59],"average":[60],"or":[61],"peak":[62],"performance,":[63],"very":[66],"difficult":[67],"provide":[69],"timing":[70],"guarantees":[71],"such":[73],"systems.":[74],"In":[75],"this":[76],"work":[77,82],"we":[78],"present":[79],"our":[80],"ongoing":[81],"GPUguard,":[84],"software":[86],"technique":[87],"that":[88,107],"predictably":[89],"arbitrates":[90],"main":[91],"memory":[92,117],"usage":[93],"in":[94],"SoCs.":[96],"A":[97],"prototype":[98],"implementation":[99],"for":[100],"NVIDIA":[102],"Tegra":[103],"TX1":[104],"SoC":[105],"shows":[106],"GPUguard":[108],"able":[110],"reduce":[112],"adverse":[114],"effects":[115],"sharing,":[118],"while":[119],"retaining":[120],"high":[122],"throughput":[123],"both":[125],"accelerator.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":5}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2017-05-19T00:00:00"}