{"id":"https://openalex.org/W2612193361","doi":"https://doi.org/10.23919/date.2017.7927006","title":"3DFAR: A three-dimensional fabric for reliable multi-core processors","display_name":"3DFAR: A three-dimensional fabric for reliable multi-core processors","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612193361","doi":"https://doi.org/10.23919/date.2017.7927006","mag":"2612193361"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927006","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927006","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033085952","display_name":"Javad Bagherzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Javad Bagherzadeh","raw_affiliation_strings":["University of Michigan"],"affiliations":[{"raw_affiliation_string":"University of Michigan","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030335506","display_name":"Valeria Bertacco","orcid":"https://orcid.org/0000-0002-0319-3368"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valeria Bertacco","raw_affiliation_strings":["University of Michigan"],"affiliations":[{"raw_affiliation_string":"University of Michigan","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033085952"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.6216,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70940037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"310","last_page":"313"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7501386404037476},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6712298393249512},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.6565767526626587},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6413442492485046},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5563861727714539},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5488297939300537},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5411493182182312},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5036270022392273},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5025091171264648},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4976055920124054},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4815102517604828},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46365413069725037},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.41691142320632935},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3564372658729553},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1746196448802948},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1209583580493927}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7501386404037476},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6712298393249512},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.6565767526626587},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6413442492485046},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5563861727714539},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5488297939300537},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5411493182182312},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5036270022392273},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5025091171264648},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4976055920124054},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4815102517604828},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46365413069725037},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.41691142320632935},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3564372658729553},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1746196448802948},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1209583580493927},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7927006","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927006","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1566296806","https://openalex.org/W1979949556","https://openalex.org/W1983868989","https://openalex.org/W2005613478","https://openalex.org/W2052753706","https://openalex.org/W2097773207","https://openalex.org/W2110834192","https://openalex.org/W2128055988","https://openalex.org/W2132836329","https://openalex.org/W2148162182","https://openalex.org/W2164004001","https://openalex.org/W3140611278","https://openalex.org/W3144791089","https://openalex.org/W3147229947"],"related_works":["https://openalex.org/W2376859990","https://openalex.org/W2912704652","https://openalex.org/W2381161177","https://openalex.org/W2319226115","https://openalex.org/W830772239","https://openalex.org/W2970750595","https://openalex.org/W2366601680","https://openalex.org/W2392193501","https://openalex.org/W2738649048","https://openalex.org/W2344117897"],"abstract_inverted_index":{"In":[0,57],"the":[1,8,35,75,100],"past":[2],"decade,":[3],"silicon":[4],"technology":[5],"trends":[6,21],"into":[7],"nanometer":[9],"regime":[10],"have":[11],"led":[12],"to":[13,24,70],"significantly":[14],"higher":[15],"transistor":[16],"failure":[17],"rates.":[18],"Moreover,":[19],"these":[20,49],"are":[22],"expected":[23],"exacerbate":[25],"with":[26],"future":[27],"devices.":[28],"To":[29],"enhance":[30,72],"reliability,":[31],"several":[32],"approaches":[33],"leverage":[34],"inherent":[36],"core-level":[37],"and":[38,108],"processor-level":[39],"redundancy":[40],"present":[41],"in":[42,74],"large":[43],"chip":[44],"multiprocessors.":[45],"However,":[46],"all":[47],"of":[48,77,99,132],"methods":[50],"incur":[51],"high":[52],"overheads,":[53],"making":[54],"them":[55],"impractical.":[56],"this":[58],"paper,":[59],"we":[60],"propose":[61],"3DFAR,":[62],"a":[63,85,128],"novel":[64],"architecture":[65],"leveraging":[66],"3-dimensional":[67],"fabrics":[68],"layouts":[69],"efficiently":[71],"reliability":[73],"presence":[76],"faults.":[78],"Our":[79,117],"key":[80],"idea":[81],"is":[82],"based":[83],"on":[84],"finegrained":[86],"reconfigurable":[87],"pipeline":[88],"for":[89],"multicore":[90],"processors,":[91],"which":[92],"minimizes":[93],"routing":[94],"delay":[95],"among":[96],"spare":[97],"units":[98],"same":[101],"type":[102],"by":[103],"using":[104],"physical":[105],"layout":[106],"locality":[107],"efficient":[109],"interconnect":[110],"switches,":[111],"distributed":[112],"over":[113,135],"multiple":[114],"vertical":[115],"layers.":[116],"evaluation":[118],"shows":[119],"that":[120],"3DFAR":[121],"outperforms":[122],"state-of-the-art":[123],"reliable":[124],"2D":[125],"solutions,":[126],"at":[127],"minimal":[129],"area":[130],"cost":[131],"only":[133],"7%":[134],"an":[136],"unprotected":[137],"design.":[138]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}