{"id":"https://openalex.org/W2613504015","doi":"https://doi.org/10.23919/date.2017.7926995","title":"Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation","display_name":"Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2613504015","doi":"https://doi.org/10.23919/date.2017.7926995","mag":"2613504015"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7926995","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055177575","display_name":"Omayma Matoussi","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Omayma Matoussi","raw_affiliation_strings":["Grenoble INP, CNRS, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Grenoble INP, CNRS, Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I106785703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085830369","display_name":"Fr\u00e9d\u00e9ric P\u00e9trot","orcid":"https://orcid.org/0000-0003-0624-7373"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Frederic Petrot","raw_affiliation_strings":["Grenoble INP, CNRS, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Grenoble INP, CNRS, Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I106785703"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5055177575"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05000595,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"266","last_page":"269"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9447782039642334},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8723200559616089},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7413488030433655},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7389038801193237},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6820604205131531},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.6675869822502136},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5210741758346558},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4903898239135742},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4788805842399597},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4677947163581848},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3209206461906433},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.1821174919605255},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1569255292415619},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15134036540985107}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9447782039642334},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8723200559616089},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7413488030433655},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7389038801193237},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6820604205131531},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.6675869822502136},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5210741758346558},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4903898239135742},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4788805842399597},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4677947163581848},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3209206461906433},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.1821174919605255},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1569255292415619},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15134036540985107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7926995","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W1989761046","https://openalex.org/W1990942162","https://openalex.org/W2044093092","https://openalex.org/W2091866279","https://openalex.org/W2096258337","https://openalex.org/W2125026746","https://openalex.org/W2157252811","https://openalex.org/W2168830726","https://openalex.org/W2588633406","https://openalex.org/W3146195631","https://openalex.org/W4236833104","https://openalex.org/W4248614873","https://openalex.org/W4249269411"],"related_works":["https://openalex.org/W2169359484","https://openalex.org/W2164026451","https://openalex.org/W2148099609","https://openalex.org/W2023467074","https://openalex.org/W2613504015","https://openalex.org/W2125063356","https://openalex.org/W2121465905","https://openalex.org/W2071311378","https://openalex.org/W2150545493","https://openalex.org/W949279804"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"propose":[4],"an":[5,39,58,66],"icache":[6],"performance":[7],"estimation":[8],"approach":[9,35],"that":[10],"focuses":[11],"on":[12,38],"a":[13,22,50],"component":[14],"necessary":[15],"to":[16,49,57],"handle":[17],"the":[18,29],"instruction":[19,25,30,53],"parallelism":[20],"in":[21],"very":[23],"long":[24],"word":[26],"(VLIW)":[27],"processor:":[28],"buffer":[31],"(IB).":[32],"Our":[33],"annotation":[34],"is":[36,45],"founded":[37],"intermediate":[40],"level":[41],"native-simulation":[42],"framework.":[43],"It":[44],"evaluated":[46],"with":[47],"reference":[48],"cycle":[51,60],"accurate":[52],"set":[54],"simulator":[55],"leading":[56],"average":[59,67],"count":[61],"error":[62],"of":[63,69],"9.3%":[64],"and":[65],"speedup":[68],"10.":[70]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}