{"id":"https://openalex.org/W2613161998","doi":"https://doi.org/10.23919/date.2017.7926971","title":"Beyond-CMOS non-Boolean logic benchmarking: Insights and future directions","display_name":"Beyond-CMOS non-Boolean logic benchmarking: Insights and future directions","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2613161998","doi":"https://doi.org/10.23919/date.2017.7926971","mag":"2613161998"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7926971","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064738995","display_name":"Chenyun Pan","orcid":"https://orcid.org/0000-0001-9161-1728"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chenyun Pan","raw_affiliation_strings":["Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080526846","display_name":"Azad Naeemi","orcid":"https://orcid.org/0000-0003-4774-9046"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azad Naeemi","raw_affiliation_strings":["Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064738995"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.4334,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.82792712,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"133","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.8098108768463135},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5949417948722839},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4802130162715912},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45494958758354187},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3257341682910919},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1648557484149933},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.16239377856254578},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1445358693599701},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11647045612335205}],"concepts":[{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.8098108768463135},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5949417948722839},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4802130162715912},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45494958758354187},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3257341682910919},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1648557484149933},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.16239377856254578},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1445358693599701},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11647045612335205},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7926971","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1977237839","https://openalex.org/W1977595782","https://openalex.org/W1981527863","https://openalex.org/W1981966364","https://openalex.org/W1991813033","https://openalex.org/W1998917233","https://openalex.org/W2014116791","https://openalex.org/W2017184681","https://openalex.org/W2021440600","https://openalex.org/W2040475153","https://openalex.org/W2040579068","https://openalex.org/W2060969833","https://openalex.org/W2077116387","https://openalex.org/W2087058693","https://openalex.org/W2090895864","https://openalex.org/W2093942696","https://openalex.org/W2108148142","https://openalex.org/W2109777433","https://openalex.org/W2113809410","https://openalex.org/W2123949733","https://openalex.org/W2131970564","https://openalex.org/W2138913040","https://openalex.org/W2141621279","https://openalex.org/W2155815350","https://openalex.org/W2160121923","https://openalex.org/W2341253717","https://openalex.org/W2468573297","https://openalex.org/W3100511017","https://openalex.org/W3105284836","https://openalex.org/W4237197502","https://openalex.org/W6644814272","https://openalex.org/W6680744640"],"related_works":["https://openalex.org/W3009603553","https://openalex.org/W1532309383","https://openalex.org/W2013268046","https://openalex.org/W1537716277","https://openalex.org/W4206693874","https://openalex.org/W172869079","https://openalex.org/W2155350564","https://openalex.org/W2051913544","https://openalex.org/W2005633177","https://openalex.org/W2770481253"],"abstract_inverted_index":{"Emerging":[0],"technologies":[1],"are":[2,66,89,120],"facing":[3],"significant":[4],"challenges":[5],"to":[6,12,24,92,97,108],"compete":[7],"with":[8,10],"CMOS":[9,111],"respect":[11],"Boolean":[13],"logic.":[14],"There":[15],"is":[16,101],"an":[17],"increasing":[18],"need":[19],"for":[20,39,49,69,122],"using":[21,78],"non-traditional":[22],"circuits":[23],"realize":[25],"the":[26,44],"full":[27],"potential":[28],"of":[29,52,63],"beyond-CMOS":[30,53],"devices.":[31,60],"This":[32,113],"paper":[33],"presents":[34],"a":[35,50,70],"uniform":[36],"benchmarking":[37],"methodology":[38],"non-Boolean":[40,117],"computation":[41],"based":[42],"on":[43],"cellular":[45],"neural":[46],"network":[47],"(CNN)":[48],"variety":[51],"device":[54],"technologies,":[55],"including":[56],"charge-based":[57],"and":[58,74,81],"spintronic":[59,82,87],"Three":[61],"types":[62],"CNN":[64],"implementations":[65],"investigated":[67],"benchmarked":[68],"given":[71],"input":[72],"noise":[73],"recall":[75],"accuracy":[76],"target":[77],"analog,":[79],"digital,":[80],"circuits.":[83],"Results":[84],"demonstrate":[85],"that":[86,115],"devices":[88,106],"promising":[90],"candidates":[91],"implement":[93],"CNNs,":[94],"where":[95],"up":[96],"3x":[98],"EDP":[99],"improvement":[100],"predicted":[102],"in":[103],"domain":[104],"wall":[105],"compared":[107],"its":[109],"conventional":[110],"counterpart.":[112],"shows":[114],"alternative":[116],"computing":[118],"platforms":[119],"crucial":[121],"developing":[123],"future":[124],"emerging":[125],"technologies.":[126]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}