{"id":"https://openalex.org/W2613424569","doi":"https://doi.org/10.23919/date.2017.7926963","title":"An extension of Cohn's sensitivity theorem to mismatch analysis of 1-port resistor networks","display_name":"An extension of Cohn's sensitivity theorem to mismatch analysis of 1-port resistor networks","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2613424569","doi":"https://doi.org/10.23919/date.2017.7926963","mag":"2613424569"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7926963","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025561353","display_name":"S\u00e9bastien Cliquennois","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Sebastien Cliquennois","raw_affiliation_strings":["ST Microelectronics, GRENOBLE Cedex, France"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics, GRENOBLE Cedex, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5025561353"],"corresponding_institution_ids":["https://openalex.org/I4210104693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0431023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"22","issue":null,"first_page":"85","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9807000160217285,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.9083713293075562},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.7560150623321533},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.6256054043769836},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5868861675262451},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5853995084762573},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5452866554260254},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5080640316009521},{"id":"https://openalex.org/keywords/expression","display_name":"Expression (computer science)","score":0.468542218208313},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.46484842896461487},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4245070517063141},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4100494384765625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3943697214126587},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3761109709739685},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37214815616607666},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.2776595950126648},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16947606205940247},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.14876925945281982},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12386897206306458},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.10354027152061462},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0957196056842804},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08004692196846008}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.9083713293075562},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.7560150623321533},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.6256054043769836},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5868861675262451},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5853995084762573},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5452866554260254},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5080640316009521},{"id":"https://openalex.org/C90559484","wikidata":"https://www.wikidata.org/wiki/Q778379","display_name":"Expression (computer science)","level":2,"score":0.468542218208313},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.46484842896461487},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4245070517063141},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4100494384765625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3943697214126587},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3761109709739685},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37214815616607666},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.2776595950126648},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16947606205940247},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.14876925945281982},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12386897206306458},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.10354027152061462},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0957196056842804},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08004692196846008},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7926963","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W126702502","https://openalex.org/W1496153961","https://openalex.org/W1548102932","https://openalex.org/W1566907904","https://openalex.org/W1603128821","https://openalex.org/W1838436459","https://openalex.org/W2055968329","https://openalex.org/W2058866406","https://openalex.org/W2105670955","https://openalex.org/W2105714769","https://openalex.org/W2139030761","https://openalex.org/W2140823559","https://openalex.org/W2160614294","https://openalex.org/W3106469042","https://openalex.org/W3145363696"],"related_works":["https://openalex.org/W3200817179","https://openalex.org/W1960166976","https://openalex.org/W2380067098","https://openalex.org/W1992708211","https://openalex.org/W1548152478","https://openalex.org/W2137172615","https://openalex.org/W2112564789","https://openalex.org/W2106247205","https://openalex.org/W2494161373","https://openalex.org/W2543503210"],"abstract_inverted_index":{"An":[0],"analytical":[1],"expression":[2,23],"of":[3,7,31,35,47,80],"statistical":[4],"mismatch":[5],"properties":[6,30,79],"1-port":[8],"resistor":[9],"networks":[10],"and":[11,16],"associated":[12],"figure-of-merit":[13,68],"is":[14,24,38,64],"proposed,":[15],"related":[17],"to":[18,27,44,51,74],"Cohn's":[19],"sensitivity":[20],"theorem.":[21],"This":[22],"then":[25],"used":[26],"demonstrate":[28],"matching":[29,78],"R-ladders.":[32],"Experimental":[33],"verification":[34],"this":[36,67],"formula":[37],"done":[39],"by":[40,57],"comparing":[41],"theoretical":[42],"results":[43],"Monte-Carlo":[45],"simulations":[46],"random":[48],"R-networks":[49],"up":[50],"10":[52],"resistors,":[53],"which":[54],"are":[55],"generated":[56,71],"a":[58],"new":[59],"graph-based":[60],"algorithm.":[61],"Further":[62],"analysis":[63],"performed":[65],"on":[66],"for":[69],"all":[70],"networks,":[72],"leading":[73],"more":[75],"insights":[76],"into":[77],"R-networks.":[81]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}