{"id":"https://openalex.org/W2612658166","doi":"https://doi.org/10.23919/date.2017.7926957","title":"MeSAP: A fast analytic power model for DRAM memories","display_name":"MeSAP: A fast analytic power model for DRAM memories","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612658166","doi":"https://doi.org/10.23919/date.2017.7926957","mag":"2612658166"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7926957","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033498712","display_name":"Sandeep Poddar","orcid":"https://orcid.org/0000-0001-9771-877X"},"institutions":[{"id":"https://openalex.org/I4210148065","display_name":"IBM (Netherlands)","ror":"https://ror.org/055yb9v95","country_code":"NL","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210148065"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Sandeep Poddar","raw_affiliation_strings":["IBM Research, The Netherlands"],"affiliations":[{"raw_affiliation_string":"IBM Research, The Netherlands","institution_ids":["https://openalex.org/I4210148065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017665188","display_name":"Rik Jongerius","orcid":"https://orcid.org/0000-0002-7191-4120"},"institutions":[{"id":"https://openalex.org/I4210148065","display_name":"IBM (Netherlands)","ror":"https://ror.org/055yb9v95","country_code":"NL","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210148065"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Rik Jongerius","raw_affiliation_strings":["IBM Research, The Netherlands"],"affiliations":[{"raw_affiliation_string":"IBM Research, The Netherlands","institution_ids":["https://openalex.org/I4210148065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039264220","display_name":"Leandro Fiorin","orcid":"https://orcid.org/0000-0001-7069-9484"},"institutions":[{"id":"https://openalex.org/I4210148065","display_name":"IBM (Netherlands)","ror":"https://ror.org/055yb9v95","country_code":"NL","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210148065"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Leandro Fiorin","raw_affiliation_strings":["IBM Research, The Netherlands"],"affiliations":[{"raw_affiliation_string":"IBM Research, The Netherlands","institution_ids":["https://openalex.org/I4210148065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075709004","display_name":"Giovanni Mariani","orcid":"https://orcid.org/0000-0001-7611-5187"},"institutions":[{"id":"https://openalex.org/I4210148065","display_name":"IBM (Netherlands)","ror":"https://ror.org/055yb9v95","country_code":"NL","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210148065"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Giovanni Mariani","raw_affiliation_strings":["IBM Research, The Netherlands"],"affiliations":[{"raw_affiliation_string":"IBM Research, The Netherlands","institution_ids":["https://openalex.org/I4210148065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014292181","display_name":"Gero Dittmann","orcid":"https://orcid.org/0000-0002-9112-146X"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Gero Dittmann","raw_affiliation_strings":["IBM Research, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055907161","display_name":"Andreea Anghel","orcid":"https://orcid.org/0000-0002-6842-9036"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreea Anghel","raw_affiliation_strings":["IBM Research, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081768631","display_name":"Henk Corporaal","orcid":"https://orcid.org/0000-0003-4506-5732"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Henk Corporaal","raw_affiliation_strings":["Eindhoven University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5033498712"],"corresponding_institution_ids":["https://openalex.org/I4210148065"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04735569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"39","issue":null,"first_page":"49","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8304144740104675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8299911618232727},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.6765339374542236},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5403258204460144},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4852599799633026},{"id":"https://openalex.org/keywords/face","display_name":"Face (sociological concept)","score":0.47729671001434326},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.47606533765792847},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.46016618609428406},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4155527949333191},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37880170345306396},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33311963081359863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2838566303253174},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.24753543734550476},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15612009167671204}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8304144740104675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8299911618232727},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.6765339374542236},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5403258204460144},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4852599799633026},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.47729671001434326},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.47606533765792847},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.46016618609428406},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4155527949333191},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37880170345306396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33311963081359863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2838566303253174},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.24753543734550476},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15612009167671204},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C36289849","wikidata":"https://www.wikidata.org/wiki/Q34749","display_name":"Social science","level":1,"score":0.0}],"mesh":[],"locations_count":8,"locations":[{"id":"doi:10.23919/date.2017.7926957","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/5db4e585-2f0b-4a30-a72c-b41b6154242a","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/5db4e585-2f0b-4a30-a72c-b41b6154242a","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Poddar, S, Jongerius, R, Fiorin, L, Mariani, G, Dittmann, G, Anghel, A & Corporaal, H 2017, MeSAP: a fast analytic power model for DRAM memories. in Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017., 7926957, Institute of Electrical and Electronics Engineers, Piscataway, pp. 49-54, 20th Design, Automation and Test in Europe Conference an Exhibition (DATE 2017), Lausanne, Switzerland, 27/03/17. https://doi.org/10.23919/DATE.2017.7926957","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:867715","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=867715","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:880468","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=880468","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:library.tue.nl:867715","is_oa":false,"landing_page_url":"http://repository.tue.nl/867715","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:library.tue.nl:880468","is_oa":false,"landing_page_url":"http://repository.tue.nl/880468","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:pure.tue.nl:publications/5db4e585-2f0b-4a30-a72c-b41b6154242a","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85020216531&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Poddar, S, Jongerius, R, Fiorin, L, Mariani, G, Dittmann, G, Anghel, A & Corporaal, H 2017, MeSAP: a fast analytic power model for DRAM memories. in Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017., 7926957, Institute of Electrical and Electronics Engineers, Piscataway, pp. 49-54, 20th Design, Automation and Test in Europe Conference an Exhibition (DATE 2017), Lausanne, Switzerland, 27/03/17. https://doi.org/10.23919/DATE.2017.7926957","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:tue:oai:pure.tue.nl:publications/5db4e585-2f0b-4a30-a72c-b41b6154242a","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/5db4e585-2f0b-4a30-a72c-b41b6154242a","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017, 49 - 54","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W42114374","https://openalex.org/W1515422725","https://openalex.org/W1961751213","https://openalex.org/W2039742886","https://openalex.org/W2100799944","https://openalex.org/W2119191230","https://openalex.org/W2134495056","https://openalex.org/W2147657366","https://openalex.org/W2164586147","https://openalex.org/W2201506056","https://openalex.org/W2216509856","https://openalex.org/W2328080862","https://openalex.org/W2494686172","https://openalex.org/W3103104567","https://openalex.org/W3145579537","https://openalex.org/W4230467361","https://openalex.org/W4237615903"],"related_works":["https://openalex.org/W2518930778","https://openalex.org/W2979599569","https://openalex.org/W3007039213","https://openalex.org/W3094611732","https://openalex.org/W2533585248","https://openalex.org/W2559795407","https://openalex.org/W2944414554","https://openalex.org/W3009022466","https://openalex.org/W2123644672","https://openalex.org/W2000563648"],"abstract_inverted_index":{"The":[0],"design":[1,117],"of":[2,9,46,57,90,96,108,118],"an":[3,87,94,104],"energy-efficient":[4],"memory":[5],"subsystem":[6],"is":[7],"one":[8],"the":[10,39,43,116],"key":[11],"issues":[12],"that":[13],"system":[14,26,121],"architects":[15,22],"face":[16],"today.":[17],"To":[18],"achieve":[19],"this":[20,61],"goal,":[21],"usually":[23],"rely":[24],"on":[25],"simulators":[27],"and":[28,111],"trace-based":[29,81],"DRAM":[30],"power":[31,69],"models.":[32],"However,":[33],"their":[34],"long":[35],"execution":[36],"time":[37],"makes":[38],"approach":[40],"infeasible":[41],"for":[42,71],"design-space":[44],"exploration":[45],"next-generation":[47],"exascale":[48],"computing":[49,120],"systems.":[50],"Analytic":[51],"models,":[52],"in":[53],"contrast,":[54],"are":[55],"orders":[56],"magnitude":[58,97],"faster.":[59,98],"In":[60],"paper,":[62],"we":[63,100],"propose":[64],"a":[65,119],"new":[66],"analytic":[67,84,105],"memory-scheduler-agnostic":[68],"model":[70,85,107],"DRAM,":[72],"henceforth":[73],"referred":[74],"to":[75,79,115],"as":[76],"MeSAP.":[77],"Similarly":[78],"state-of-the-art":[80],"approaches,":[82],"our":[83],"achieves":[86],"average":[88],"error":[89],"20%,":[91],"while":[92],"being":[93],"order":[95],"Furthermore,":[99],"integrate":[101],"MeSAP":[102],"into":[103],"performance":[106],"general-purpose":[109],"processors":[110],"show":[112],"its":[113],"applicability":[114],"targeting":[122],"scientific":[123],"image":[124],"processing":[125],"applications.":[126]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}