{"id":"https://openalex.org/W2612865073","doi":"https://doi.org/10.23919/date.2017.7926953","title":"Shared last-level cache management for GPGPUs with hybrid main memory","display_name":"Shared last-level cache management for GPGPUs with hybrid main memory","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612865073","doi":"https://doi.org/10.23919/date.2017.7926953","mag":"2612865073"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7926953","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100325275","display_name":"Guan Wang","orcid":"https://orcid.org/0000-0002-0469-3647"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guan Wang","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103199799","display_name":"Xiaojun Cai","orcid":"https://orcid.org/0000-0003-1586-375X"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaojun Cai","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063104755","display_name":"Lei Ju","orcid":"https://orcid.org/0000-0001-6186-5399"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Ju","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030420833","display_name":"Chuanqi Zang","orcid":null},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuanqi Zang","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061455216","display_name":"Mengying Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengying Zhao","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076117279","display_name":"Zhiping Jia","orcid":"https://orcid.org/0000-0002-7769-4771"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiping Jia","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, China","institution_ids":["https://openalex.org/I80143920"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I80143920"],"apc_list":null,"apc_paid":null,"fwci":0.2236,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.46605681,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8760979175567627},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6097056865692139},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5926232933998108},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5880997180938721},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5628934502601624},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5445788502693176},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4909096360206604},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.46299323439598083},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4403449296951294},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4340037405490875},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.41775158047676086},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3859316110610962},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3605222702026367},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31906813383102417},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2236385941505432}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8760979175567627},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6097056865692139},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5926232933998108},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5880997180938721},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5628934502601624},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5445788502693176},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4909096360206604},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.46299323439598083},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4403449296951294},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4340037405490875},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.41775158047676086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3859316110610962},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3605222702026367},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31906813383102417},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2236385941505432}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7926953","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1762731526","https://openalex.org/W1968775993","https://openalex.org/W1972077953","https://openalex.org/W1979527452","https://openalex.org/W1982996921","https://openalex.org/W1989660200","https://openalex.org/W1997162567","https://openalex.org/W2014561172","https://openalex.org/W2018384083","https://openalex.org/W2029577083","https://openalex.org/W2064111805","https://openalex.org/W2080592089","https://openalex.org/W2104305170","https://openalex.org/W2135089498","https://openalex.org/W2143773524","https://openalex.org/W2162143448","https://openalex.org/W2166918318","https://openalex.org/W2169863928","https://openalex.org/W2170666978","https://openalex.org/W2404547066","https://openalex.org/W3138617740","https://openalex.org/W3148071942"],"related_works":["https://openalex.org/W2535115842","https://openalex.org/W2118932116","https://openalex.org/W2217292995","https://openalex.org/W2115782696","https://openalex.org/W3145643808","https://openalex.org/W2074625830","https://openalex.org/W1581731722","https://openalex.org/W2966447112","https://openalex.org/W4321259568","https://openalex.org/W109043737"],"abstract_inverted_index":{"Memory":[0],"intensive":[1],"workloads":[2],"become":[3],"increasingly":[4],"popular":[5],"on":[6,17,135,148],"general":[7],"purpose":[8],"graphics":[9],"processing":[10],"units":[11],"(GPGPUs),":[12],"and":[13,41,48,163,200,212],"impose":[14],"great":[15],"challenges":[16],"the":[18,24,28,66,76,85,92,96,101,109,119,149,153,159,169,179,196],"GPGPU":[19],"memory":[20,33,37,57,87,104,110,144,161,185],"subsystem":[21,88],"design.":[22],"On":[23],"other":[25],"hand,":[26],"with":[27,73],"recent":[29],"development":[30],"of":[31,75,94,100,113,122,142,181],"non-volatile":[32],"(NVM)":[34],"technologies,":[35],"hybrid":[36,78,102,183],"combining":[38],"both":[39,95],"DRAM":[40,131],"NVM":[42,133,140],"achieves":[43],"high":[44,49],"performance,":[45,89],"low":[46],"power":[47],"density":[50],"simultaneously,":[51],"which":[52],"provides":[53],"a":[54,182,201],"promising":[55],"main":[56,79,103,143,184],"design":[58],"for":[59,71],"GPGPUs.":[60],"In":[61,81,115],"this":[62],"work,":[63],"we":[64,90,126],"explore":[65],"shared":[67],"last-level":[68],"cache":[69,124,128,154,164,171,190,204],"management":[70,155,191],"GPGPUs":[72],"consideration":[74],"underlying":[77],"memory.":[80],"order":[82],"to":[83,117,139,167,210],"improve":[84,168],"overall":[86,170],"exploit":[91],"characteristics":[93],"asymmetric":[97],"read/write":[98],"latency":[99],"architecture,":[105],"as":[106,108],"well":[107],"coalescing":[111,162],"feature":[112],"GPGPU.":[114],"particular,":[116],"reduce":[118],"average":[120],"cost":[121],"L2":[123,189],"misses,":[125],"prioritize":[127],"blocks":[129],"from":[130],"or":[132],"based":[134],"observation":[136],"that":[137,177],"operations":[138],"part":[141],"have":[145],"large":[146],"impact":[147],"system":[150],"performance.":[151],"Furthermore,":[152],"scheme":[156],"also":[157],"integrates":[158],"GPU":[160,203],"bypassing":[165],"techniques":[166],"hit":[172],"ratio.":[173],"Experimental":[174],"results":[175],"show":[176],"in":[178],"context":[180],"system,":[186],"our":[187],"proposed":[188],"policy":[192,199],"improves":[193],"performance":[194],"against":[195],"traditional":[197],"LRU":[198],"state-of-the-art":[202],"strategy":[205],"EABP":[206],"[20]":[207],"by":[208],"up":[209],"27.76%":[211],"14%,":[213],"respectively.":[214]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-03T08:13:44.112507","created_date":"2025-10-10T00:00:00"}