{"id":"https://openalex.org/W2612910926","doi":"https://doi.org/10.23919/date.2017.7926949","title":"Framework for quantifying and managing accuracy in stochastic circuit design","display_name":"Framework for quantifying and managing accuracy in stochastic circuit design","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612910926","doi":"https://doi.org/10.23919/date.2017.7926949","mag":"2612910926"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7926949","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926949","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053852755","display_name":"Florian Neugebauer","orcid":null},"institutions":[{"id":"https://openalex.org/I186354981","display_name":"University of Passau","ror":"https://ror.org/05ydjnb78","country_code":"DE","type":"education","lineage":["https://openalex.org/I186354981"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Florian Neugebauer","raw_affiliation_strings":["Faculty of Computer Science and Mathematics, University of Passau, Passau, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science and Mathematics, University of Passau, Passau, Germany","institution_ids":["https://openalex.org/I186354981"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027416202","display_name":"Ilia Polian","orcid":"https://orcid.org/0000-0002-6563-2725"},"institutions":[{"id":"https://openalex.org/I186354981","display_name":"University of Passau","ror":"https://ror.org/05ydjnb78","country_code":"DE","type":"education","lineage":["https://openalex.org/I186354981"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ilia Polian","raw_affiliation_strings":["Faculty of Computer Science and Mathematics, University of Passau, Passau, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science and Mathematics, University of Passau, Passau, Germany","institution_ids":["https://openalex.org/I186354981"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101995490","display_name":"John P. Hayes","orcid":"https://orcid.org/0000-0002-4747-492X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John P. Hayes","raw_affiliation_strings":["Computer Engineering Laboratory, University of Michigan, Ann Arbor, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5488,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.83813705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7292391061782837},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7104209661483765},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6625885963439941},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5486987829208374},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5129127502441406},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4829684793949127},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4454786479473114},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4450829029083252},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3323817253112793},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30529671907424927},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1951327919960022},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10338196158409119}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7292391061782837},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7104209661483765},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6625885963439941},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5486987829208374},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5129127502441406},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4829684793949127},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4454786479473114},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4450829029083252},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3323817253112793},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30529671907424927},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1951327919960022},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10338196158409119},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2017.7926949","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7926949","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6800000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W3979328","https://openalex.org/W1595368737","https://openalex.org/W1596391009","https://openalex.org/W1928269836","https://openalex.org/W2003056114","https://openalex.org/W2019751845","https://openalex.org/W2026237591","https://openalex.org/W2027269053","https://openalex.org/W2077344647","https://openalex.org/W2088134846","https://openalex.org/W2098470668","https://openalex.org/W2101765144","https://openalex.org/W2117963704","https://openalex.org/W2151770284","https://openalex.org/W2171060285","https://openalex.org/W2319292801","https://openalex.org/W2351328949","https://openalex.org/W2514875757","https://openalex.org/W4206038828","https://openalex.org/W6669617486","https://openalex.org/W6677729835"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2111485030","https://openalex.org/W2134664711","https://openalex.org/W2009345382","https://openalex.org/W2098316714"],"abstract_inverted_index":{"Stochastic":[0],"circuits":[1],"(SCs)":[2],"offer":[3],"tremendous":[4],"areaand":[5],"power-consumption":[6],"benefits":[7],"at":[8],"the":[9,49,58,71,81,85,89,99,109,125,128,153,165],"expense":[10],"of":[11,60,73,84,101,118,127,152],"computational":[12],"inaccuracies.":[13],"Managing":[14],"accuracy":[15,59,149],"is":[16,135,150],"a":[17,33,39,52,74,95,115,131,158],"central":[18],"problem":[19],"in":[20,27,92,171],"SC":[21],"design":[22,41,54,67,132],"and":[23,62,140,174],"has":[24],"no":[25],"counterpart":[26],"conventional":[28],"circuit":[29,75],"synthesis.":[30],"It":[31],"raises":[32],"basic":[34],"question:":[35],"how":[36,164],"to":[37,56,137],"build":[38],"systematic":[40,53],"flow":[42],"for":[43,48,108,114,146],"stochastic":[44,78,110],"circuits?":[45],"We":[46,69,123,143,161],"present,":[47],"first":[50],"time,":[51],"approach":[55],"control":[57],"SCs":[61],"balance":[63],"it":[64],"against":[65],"other":[66],"parameters.":[68],"express":[70],"(in)accuracy":[72],"processing":[76],"n-bit":[77],"numbers":[79],"by":[80],"numerical":[82],"deviation":[83],"computed":[86],"value":[87],"from":[88],"expected":[90],"result,":[91],"conjunction":[93],"with":[94],"confidence":[96],"level.":[97],"Using":[98],"theory":[100,129],"Monte":[102],"Carlo":[103],"simulation,":[104],"we":[105],"derive":[106],"expressions":[107],"number":[111],"length":[112],"required":[113],"desired":[116],"level":[117],"accuracy,":[119],"or":[120,156],"vice":[121],"versa.":[122],"discuss":[124],"integration":[126],"into":[130],"framework":[133],"that":[134,145],"applicable":[136],"both":[138,172],"combinational":[139,147,173],"sequential":[141,175],"SCs.":[142],"show":[144,163],"SCs,":[148],"independent":[151],"circuit's":[154],"size":[155],"complexity,":[157],"surprising":[159],"result.":[160],"also":[162],"analysis":[166],"can":[167],"identify":[168],"subtle":[169],"errors":[170],"designs.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}