{"id":"https://openalex.org/W6926736983","doi":"https://doi.org/10.2312/eggh/eggh97/097-101","title":"Accommodating Memory Latency In A Low-cost Rasterizer","display_name":"Accommodating Memory Latency In A Low-cost Rasterizer","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W6926736983","doi":"https://doi.org/10.2312/eggh/eggh97/097-101"},"language":"en","primary_location":{"id":"doi:10.2312/eggh/eggh97/097-101","is_oa":true,"landing_page_url":"https://doi.org/10.2312/eggh/eggh97/097-101","pdf_url":null,"source":{"id":"https://openalex.org/S7407052899","display_name":"Eurographics","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"other","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.2312/eggh/eggh97/097-101","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Anderson, Bruce","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Anderson, Bruce","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"MacAulay, Rob","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"MacAulay, Rob","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Stewart, Andy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stewart, Andy","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":null,"display_name":"Whitted, Turner","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Whitted, Turner","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":null,"topics":[],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5541999936103821},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.49869999289512634},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4677000045776367},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.45879998803138733},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4544999897480011},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.44190001487731934},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.4375},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4140999913215637},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.36320000886917114}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.781499981880188},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5541999936103821},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5238000154495239},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.49869999289512634},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4677000045776367},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.45879998803138733},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4544999897480011},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.44190001487731934},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.4375},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4140999913215637},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.36320000886917114},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.35989999771118164},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.35040000081062317},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3495999872684479},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.34880000352859497},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.32659998536109924},{"id":"https://openalex.org/C2778129506","wikidata":"https://www.wikidata.org/wiki/Q133454","display_name":"High-definition television","level":2,"score":0.3206999897956848},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.31459999084472656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.303600013256073},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.2897999882698059},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.2897999882698059},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.28839999437332153},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.287200003862381},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.28369998931884766},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.2732999920845032},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.2700999975204468},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.2533999979496002}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.2312/eggh/eggh97/097-101","is_oa":true,"landing_page_url":"https://doi.org/10.2312/eggh/eggh97/097-101","pdf_url":null,"source":{"id":"https://openalex.org/S7407052899","display_name":"Eurographics","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.2312/eggh/eggh97/097-101","is_oa":true,"landing_page_url":"https://doi.org/10.2312/eggh/eggh97/097-101","pdf_url":null,"source":{"id":"https://openalex.org/S7407052899","display_name":"Eurographics","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"design":[3,27,130],"tradeoffs":[4],"in":[5,15,74,113],"a":[6,16,26,52,56,76,83,102,134],"very":[7],"low":[8],"cost":[9],"rasterizer":[10],"circuit":[11],"targeted":[12],"for":[13,101],"use":[14,91],"video":[17],"game":[18],"console.":[19],"The":[20,90,129],"greatest":[21],"single":[22,53,57],"factor":[23],"affecting":[24],"such":[25,75],"is":[28,38],"the":[29,35,44,69,88,127,145],"character":[30],"of":[31,59,72,92,109],"memory":[32,45,66,80,94,149],"to":[33,47,50,126,138,144],"which":[34],"image":[36,48,78],"generator":[37],"connected.":[39],"Low":[40],"costs":[41],"generally":[42],"constrain":[43],"dedicated":[46],"generation":[49],"be":[51],"package":[54],"with":[55],"set":[58],"address":[60],"and":[61],"data":[62],"lines.":[63],"While":[64],"overall":[65],"bandwidth":[67,100],"determines":[68],"upper":[70],"limit":[71],"performance":[73],"small":[77],"generator,":[79],"latency":[81,119,143],"has":[82],"far":[84],"greater":[85],"effect":[86],"on":[87],"design.":[89],"Rambus":[93],"provides":[95],"more":[96],"than":[97],"enough":[98],"aggregate":[99],"frame":[103,147],"buffer":[104,148],"as":[105,107],"long":[106,135],"blocks":[108],"pixels":[110],"are":[111],"moved":[112],"each":[114],"transfer,":[115],"but":[116],"its":[117,140],"high":[118],"can":[120],"stall":[121],"any":[122],"processor":[123],"not":[124],"matched":[125],"memory.":[128],"described":[131],"here":[132],"utilizes":[133],"pixel":[136],"pipeline":[137],"match":[139],"internal":[141],"processing":[142],"external":[146],"latency.":[150]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}