{"id":"https://openalex.org/W301738039","doi":"https://doi.org/10.2312/eggh/eggh93/024-043","title":"VHDL Based Design of Graphics ASICs","display_name":"VHDL Based Design of Graphics ASICs","publication_year":1993,"publication_date":"1993-01-01","ids":{"openalex":"https://openalex.org/W301738039","doi":"https://doi.org/10.2312/eggh/eggh93/024-043","mag":"301738039"},"language":"en","primary_location":{"id":"doi:10.2312/eggh/eggh93/024-043","is_oa":true,"landing_page_url":"https://doi.org/10.2312/eggh/eggh93/024-043","pdf_url":null,"source":{"id":"https://openalex.org/S7407052899","display_name":"Eurographics","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"article","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.2312/eggh/eggh93/024-043","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052669359","display_name":"Martin White","orcid":"https://orcid.org/0000-0001-8686-2274"},"institutions":[{"id":"https://openalex.org/I162608824","display_name":"University of Sussex","ror":"https://ror.org/00ayhx656","country_code":"GB","type":"education","lineage":["https://openalex.org/I162608824"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"White, M","raw_affiliation_strings":["VLSI and Computer Graphics Research Group, School of Engineering, University of Sussex, Brighton, England"],"affiliations":[{"raw_affiliation_string":"VLSI and Computer Graphics Research Group, School of Engineering, University of Sussex, Brighton, England","institution_ids":["https://openalex.org/I162608824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007355147","display_name":"Graham Dunnett","orcid":null},"institutions":[{"id":"https://openalex.org/I162608824","display_name":"University of Sussex","ror":"https://ror.org/00ayhx656","country_code":"GB","type":"education","lineage":["https://openalex.org/I162608824"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dunnett, G","raw_affiliation_strings":["VLSI and Computer Graphics Research Group, School of Engineering, University of Sussex, Brighton, England"],"affiliations":[{"raw_affiliation_string":"VLSI and Computer Graphics Research Group, School of Engineering, University of Sussex, Brighton, England","institution_ids":["https://openalex.org/I162608824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090688904","display_name":"Paul Lister","orcid":null},"institutions":[{"id":"https://openalex.org/I162608824","display_name":"University of Sussex","ror":"https://ror.org/00ayhx656","country_code":"GB","type":"education","lineage":["https://openalex.org/I162608824"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Lister, P F","raw_affiliation_strings":["VLSI and Computer Graphics Research Group, School of Engineering, University of Sussex, Brighton, England"],"affiliations":[{"raw_affiliation_string":"VLSI and Computer Graphics Research Group, School of Engineering, University of Sussex, Brighton, England","institution_ids":["https://openalex.org/I162608824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109845500","display_name":"R.L. Grimsdale","orcid":null},"institutions":[{"id":"https://openalex.org/I162608824","display_name":"University of Sussex","ror":"https://ror.org/00ayhx656","country_code":"GB","type":"education","lineage":["https://openalex.org/I162608824"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Grimsdale, R","raw_affiliation_strings":["VLSI and Computer Graphics Research Group, School of Engineering, University of Sussex, Brighton, England"],"affiliations":[{"raw_affiliation_string":"VLSI and Computer Graphics Research Group, School of Engineering, University of Sussex, Brighton, England","institution_ids":["https://openalex.org/I162608824"]}]},{"author_position":"last","author":{"id":null,"display_name":",","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":",","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5052669359"],"corresponding_institution_ids":["https://openalex.org/I162608824"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"24","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.977400004863739,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9635000228881836,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8858517408370972},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7957272529602051},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7566117644309998},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7462462782859802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7183208465576172},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6350234746932983},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5821967124938965},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5613002777099609},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5531635284423828},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4574415683746338},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.45740723609924316},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45344147086143494},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.42253443598747253},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.33789703249931335},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29902106523513794},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.19436034560203552},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16994789242744446},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13345226645469666},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.10776814818382263},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08245232701301575}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8858517408370972},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7957272529602051},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7566117644309998},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7462462782859802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7183208465576172},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6350234746932983},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5821967124938965},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5613002777099609},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5531635284423828},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4574415683746338},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.45740723609924316},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45344147086143494},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.42253443598747253},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.33789703249931335},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29902106523513794},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19436034560203552},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16994789242744446},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13345226645469666},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.10776814818382263},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08245232701301575},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.2312/eggh/eggh93/024-043","is_oa":true,"landing_page_url":"https://doi.org/10.2312/eggh/eggh93/024-043","pdf_url":null,"source":{"id":"https://openalex.org/S7407052899","display_name":"Eurographics","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"},{"id":"mag:301738039","is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/egh/egh1993.html#WhiteDLG93","pdf_url":null,"source":{"id":"https://openalex.org/S4306418297","display_name":"Eurographics Conference on Graphics Hardware","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"Eurographics Conference on Graphics Hardware","raw_type":null}],"best_oa_location":{"id":"doi:10.2312/eggh/eggh93/024-043","is_oa":true,"landing_page_url":"https://doi.org/10.2312/eggh/eggh93/024-043","pdf_url":null,"source":{"id":"https://openalex.org/S7407052899","display_name":"Eurographics","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1807629939","https://openalex.org/W2006196989","https://openalex.org/W2178369677","https://openalex.org/W2295329974"],"related_works":["https://openalex.org/W2012796278","https://openalex.org/W246764624","https://openalex.org/W2500966423","https://openalex.org/W1835195459","https://openalex.org/W2148253652","https://openalex.org/W2069543777","https://openalex.org/W1996495249","https://openalex.org/W1867449325","https://openalex.org/W2067400650","https://openalex.org/W1679124086","https://openalex.org/W2168352500","https://openalex.org/W1016356852","https://openalex.org/W2028336529","https://openalex.org/W1964808426","https://openalex.org/W2138850910","https://openalex.org/W86705420","https://openalex.org/W2160179803","https://openalex.org/W2118606399","https://openalex.org/W2244456049","https://openalex.org/W2312195271"],"abstract_inverted_index":{"The":[0],"design":[1,17,40,103,120],"of":[2,15,62,136,144],"graphics":[3],"ASICs":[4,58],"for":[5],"geometry":[6],"and":[7,25,44,70,124,139],"rasterisation":[8],"processing":[9],"has":[10],"traditionally":[11],"involved":[12],"the":[13,27,34,48,60,142],"use":[14,61],"schematic":[16],"entry":[18],"where":[19,81],"by":[20],"functional":[21],"blocks":[22],"are":[23],"netlisted":[24],"instantiatedon":[26],"schematic.":[28],"This":[29,105],"methodology":[30],"is":[31,67,128],"fine":[32],"at":[33,47,56],"top":[35,117],"most":[36],"hierarchical":[37],"levels":[38],"ofa":[39],"but":[41],"becomes":[42],"tedious":[43],"error":[45],"prone":[46],"lower":[49],"gate":[50],"levels.":[51],"Often":[52],"these":[53,75,111],"designsare":[54],"targetted":[55],"custom":[57],"through":[59,133],"silicon":[63],"compiler":[64],"technology.":[65],"Unfortunately,this":[66],"an":[68,108],"expensive":[69],"risky":[71],"approach":[72],"to":[73,88,102,110],"implementing":[74],"ASICs,":[76],"particularlyfor":[77],"University":[78],"research":[79],"laboratories":[80],"additional":[82],"funding":[83],"may":[84,98],"not":[85],"be":[86,99],"available":[87],"covernon-recurring":[89],"engineering":[90],"costs,":[91],"such":[92],"as":[93],"multiple":[94],"mask":[95],"runs,":[96],"which":[97],"needed":[100],"due":[101],"errors.":[104],"paper":[106],"presents":[107],"alternative":[109],"traditional":[112],"approachs.":[113],"A":[114],"new":[115,146],"approach,":[116],"down":[118],"ASIC":[119],"with":[121],"logic":[122],"synthesis":[123],"optimisation":[125],"targetting":[126],"FPGAASICs,":[127],"presented":[129],".":[130],"We":[131],"demonstrate":[132],"some":[134],"examples":[135],"our":[137],"texturing":[138],"scanconversion":[140],"hardware":[141],"benefits":[143],"this":[145],"approach.":[147]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}