{"id":"https://openalex.org/W6906526474","doi":"https://doi.org/10.17615/ksvr-ek05","title":"A Behavioral Design Flow for Synthesis and Optimization of Asynchronous Systems","display_name":"A Behavioral Design Flow for Synthesis and Optimization of Asynchronous Systems","publication_year":2019,"publication_date":"2019-08-13","ids":{"openalex":"https://openalex.org/W6906526474","doi":"https://doi.org/10.17615/ksvr-ek05"},"language":"en","primary_location":{"id":"doi:10.17615/ksvr-ek05","is_oa":true,"landing_page_url":"https://doi.org/10.17615/ksvr-ek05","pdf_url":null,"source":{"id":"https://openalex.org/S7407051488","display_name":"UNC Libraries","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"thesis"},"type":"article","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.17615/ksvr-ek05","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Hansen, John B.","orcid":null},"institutions":[{"id":"https://openalex.org/I114027177","display_name":"University of North Carolina at Chapel Hill","ror":"https://ror.org/0130frc33","country_code":"US","type":"education","lineage":["https://openalex.org/I114027177"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hansen, John B.","raw_affiliation_strings":["University of North Carolina at Chapel Hill"],"affiliations":[{"raw_affiliation_string":"University of North Carolina at Chapel Hill","institution_ids":["https://openalex.org/I114027177"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I114027177"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.29159649,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9581999778747559,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9581999778747559,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.01269999984651804,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.007899999618530273,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7580999732017517},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6328999996185303},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.5557000041007996},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.54339998960495},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4973999857902527},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4009999930858612},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.3905999958515167},{"id":"https://openalex.org/keywords/testbed","display_name":"Testbed","score":0.34310001134872437},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.34310001134872437},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3409000039100647}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7709000110626221},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7580999732017517},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6328999996185303},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.6060000061988831},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.5557000041007996},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.54339998960495},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4973999857902527},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46239998936653137},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4009999930858612},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.3905999958515167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3887999951839447},{"id":"https://openalex.org/C31395832","wikidata":"https://www.wikidata.org/wiki/Q1318674","display_name":"Testbed","level":2,"score":0.34310001134872437},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.34310001134872437},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3409000039100647},{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.3384000062942505},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.32429999113082886},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.3203999996185303},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3192000091075897},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.3190999925136566},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.30390000343322754},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.303600013256073},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.2989000082015991},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.29840001463890076},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.29649999737739563},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.29499998688697815},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.29179999232292175},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2888000011444092},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.28619998693466187},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.27869999408721924},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.27250000834465027},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.2718999981880188},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.26919999718666077},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.26429998874664307},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.26350000500679016},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.26159998774528503},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.2533999979496002}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.17615/ksvr-ek05","is_oa":true,"landing_page_url":"https://doi.org/10.17615/ksvr-ek05","pdf_url":null,"source":{"id":"https://openalex.org/S7407051488","display_name":"UNC Libraries","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"thesis"}],"best_oa_location":{"id":"doi:10.17615/ksvr-ek05","is_oa":true,"landing_page_url":"https://doi.org/10.17615/ksvr-ek05","pdf_url":null,"source":{"id":"https://openalex.org/S7407051488","display_name":"UNC Libraries","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"thesis"},"sustainable_development_goals":[{"score":0.5054716467857361,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Asynchronous":[0],"or":[1,100,287],"clockless":[2],"design":[3,78,91,94,115,173,236,307,350],"is":[4,29,56,252,337],"believed":[5],"to":[6,42,70,106,149,182,188,226,246,309,327],"hold":[7],"the":[8,14,35,52,87,108,183,190,199,231,235,239,243,302,305,323],"promise":[9],"of":[10,13,37,89,114,179,265,274,281,304],"alleviating":[11],"many":[12],"challenges":[15],"currently":[16],"facing":[17],"microelectronic":[18],"design.":[19,85,165,354],"Distributing":[20],"a":[21,112,171,177,186,253,258,271,329,343],"high-speed":[22,138],"clock":[23],"signal":[24],"across":[25],"an":[26,30,210],"entire":[27,240],"chip":[28,40],"increasing":[31,45],"challenge,":[32],"particularly":[33],"as":[34,74,285],"number":[36],"transistors":[38],"on":[39],"continues":[41],"rise.":[43],"With":[44],"heterogeneity":[46],"in":[47,59,83],"massively":[48],"multi-":[49],"core":[50],"processors,":[51],"top-level":[53],"system":[54],"integration":[55],"already":[57],"elastic":[58],"nature.":[60],"Future":[61],"computing":[62],"technologies":[63],"(e.g.,":[64],"nano,":[65],"quantum,":[66],"etc.)":[67],"are":[68,80,168,283],"expected":[69],"have":[71],"unpredictable":[72],"timing":[73],"well.":[75],"Therefore,":[76],"asynchronous":[77,90,122,353],"techniques":[79,225],"gaining":[81],"relevance":[82],"mainstream":[84],"Unfortunately,":[86],"field":[88],"lacks":[92],"mature":[93,347],"tools":[95,119,134,351],"for":[96,120,218,352],"creating":[97],"large-scale,":[98],"high-performance":[99],"energy-efficient":[101],"systems.":[102],"This":[103],"thesis":[104,130,320],"attempts":[105],"fill":[107],"void":[109],"by":[110],"contributing":[111],"set":[113],"methods":[116,132,167],"and":[117,133,146,156,160,185,222,296,317,349],"automated":[118],"synthesizing":[121],"systems":[123],"from":[124,141],"high-level":[125,164],"specifications.":[126,313],"In":[127,249],"particular,":[128,250],"this":[129,319,340],"provides":[131,176,209,342],"for:":[135],"(i)":[136],"generating":[137],"pipelined":[139,204,259],"implementations":[140,201],"behavioral":[142],"specifications,":[143],"(ii)":[144],"sharing":[145,221,264],"scheduling":[147,224],"resources":[148],"conserve":[150],"area":[151],"while":[152],"providing":[153,217],"high":[154],"performance,":[155],"(iii)":[157],"incorporating":[158],"energy":[159,294],"power":[161],"considerations":[162],"into":[163,170],"These":[166],"incorporated":[169,284],"comprehensive":[172],"flow":[174,237,308],"that":[175,213,256,322,339],"choice":[178],"synthesis":[180,316],"paths":[181],"designer,":[184],"mechanism":[187],"explore":[189],"spectrum":[191,241],"between":[192,242],"them.":[193],"The":[194,206],"first":[195],"path":[196,208,233,344],"specifically":[197],"targets":[198,214],"highest-performance":[200],"using":[202],"data-driven":[203],"circuits.":[205],"second":[207],"alternative":[211],"approach":[212,255],"low-area":[215],"implementations,":[216],"optimal":[219,223],"resource":[220],"achieve":[227],"performance":[228,269],"targets.":[229],"Finally,":[230],"third":[232],"through":[234],"allows":[238,263],"two":[244],"extremes":[245],"be":[247,277,333],"explored.":[248],"it":[251],"hybrid":[254],"preserves":[257],"architecture":[260],"but":[261],"still":[262],"resources.":[266],"By":[267,314],"varying":[268],"targets,":[270],"wide":[272],"range":[273],"designs":[275],"can":[276,332],"realized.":[278],"A":[279],"variety":[280],"metrics":[282],"constraints":[286],"cost":[288],"functions:":[289],"area,":[290],"latency,":[291],"cycle":[292],"time,":[293],"consumption,":[295],"peak":[297],"power.":[298],"Experimental":[299],"results":[300],"demonstrate":[301],"capability":[303],"proposed":[306],"quickly":[310],"produce":[311,328],"optimized":[312],"automating":[315],"optimization,":[318],"shows":[321],"designer":[324],"effort":[325],"necessary":[326],"high-quality":[330],"solution":[331],"significantly":[334],"reduced.":[335],"It":[336],"hoped":[338],"work":[341],"towards":[345],"more":[346],"automation":[348]},"counts_by_year":[],"updated_date":"2025-11-06T06:51:31.235846","created_date":"2025-10-10T00:00:00"}