{"id":"https://openalex.org/W2058081051","doi":"https://doi.org/10.1631/jzus.c1000222","title":"Design of ternary D flip-flop with pre-set and pre-reset functions based on resonant tunneling diode literal circuit","display_name":"Design of ternary D flip-flop with pre-set and pre-reset functions based on resonant tunneling diode literal circuit","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2058081051","doi":"https://doi.org/10.1631/jzus.c1000222","mag":"2058081051"},"language":"en","primary_location":{"id":"doi:10.1631/jzus.c1000222","is_oa":false,"landing_page_url":"https://doi.org/10.1631/jzus.c1000222","pdf_url":null,"source":{"id":"https://openalex.org/S199067057","display_name":"Journal of Zhejiang University SCIENCE C","issn_l":"1869-1951","issn":["1869-1951","1869-196X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311937","host_organization_name":"Zhejiang University Press","host_organization_lineage":["https://openalex.org/P4310311937"],"host_organization_lineage_names":["Zhejiang University Press"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Zhejiang University SCIENCE C","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101729301","display_name":"Mi Lin","orcid":"https://orcid.org/0000-0003-2205-6606"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Mi Lin","raw_affiliation_strings":["Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, 310027, China","School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, 310018, China","Zhejiang University","HangZhou Dianzi University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, 310027, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, 310018, China","institution_ids":["https://openalex.org/I50760025"]},{"raw_affiliation_string":"Zhejiang University","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"HangZhou Dianzi University","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000183121","display_name":"Weifeng L\u00fc","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei-feng L\u00fc","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, 310018, China","HangZhou Dianzi University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, 310018, China","institution_ids":["https://openalex.org/I50760025"]},{"raw_affiliation_string":"HangZhou Dianzi University","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031821249","display_name":"Lingling Sun","orcid":"https://orcid.org/0000-0002-6410-1471"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ling-ling Sun","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, 310018, China","HangZhou Dianzi University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, 310018, China","institution_ids":["https://openalex.org/I50760025"]},{"raw_affiliation_string":"HangZhou Dianzi University","institution_ids":["https://openalex.org/I50760025"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101729301"],"corresponding_institution_ids":["https://openalex.org/I50760025","https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.6919,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77732069,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"12","issue":"6","first_page":"507","last_page":"514"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/literal","display_name":"Literal (mathematical logic)","score":0.7597243189811707},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6893503665924072},{"id":"https://openalex.org/keywords/resonant-tunneling-diode","display_name":"Resonant-tunneling diode","score":0.5871140956878662},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.5351722240447998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5306531190872192},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5095286965370178},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.4716182053089142},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.44899317622184753},{"id":"https://openalex.org/keywords/diode","display_name":"Diode","score":0.44109222292900085},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.424850732088089},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42015552520751953},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.35474520921707153},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34106510877609253},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3342888653278351},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.327163428068161},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2630009651184082},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.22953960299491882},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1480751931667328},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1139715313911438},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11352023482322693}],"concepts":[{"id":"https://openalex.org/C2780882242","wikidata":"https://www.wikidata.org/wiki/Q14235582","display_name":"Literal (mathematical logic)","level":2,"score":0.7597243189811707},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6893503665924072},{"id":"https://openalex.org/C163953579","wikidata":"https://www.wikidata.org/wiki/Q176256","display_name":"Resonant-tunneling diode","level":4,"score":0.5871140956878662},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.5351722240447998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5306531190872192},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5095286965370178},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.4716182053089142},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.44899317622184753},{"id":"https://openalex.org/C78434282","wikidata":"https://www.wikidata.org/wiki/Q11656","display_name":"Diode","level":2,"score":0.44109222292900085},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.424850732088089},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42015552520751953},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.35474520921707153},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34106510877609253},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3342888653278351},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.327163428068161},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2630009651184082},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.22953960299491882},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1480751931667328},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1139715313911438},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11352023482322693},{"id":"https://openalex.org/C29169072","wikidata":"https://www.wikidata.org/wiki/Q521166","display_name":"Quantum well","level":3,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C520434653","wikidata":"https://www.wikidata.org/wiki/Q38867","display_name":"Laser","level":2,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1631/jzus.c1000222","is_oa":false,"landing_page_url":"https://doi.org/10.1631/jzus.c1000222","pdf_url":null,"source":{"id":"https://openalex.org/S199067057","display_name":"Journal of Zhejiang University SCIENCE C","issn_l":"1869-1951","issn":["1869-1951","1869-196X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311937","host_organization_name":"Zhejiang University Press","host_organization_lineage":["https://openalex.org/P4310311937"],"host_organization_lineage_names":["Zhejiang University Press"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Zhejiang University SCIENCE C","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1505871682","https://openalex.org/W1559451661","https://openalex.org/W1811548749","https://openalex.org/W1991518384","https://openalex.org/W2004731495","https://openalex.org/W2025152094","https://openalex.org/W2040308240","https://openalex.org/W2054246972","https://openalex.org/W2061517785","https://openalex.org/W2071472333","https://openalex.org/W2079138842","https://openalex.org/W2084656699","https://openalex.org/W2101930359","https://openalex.org/W2104804389","https://openalex.org/W2107870398","https://openalex.org/W2113972065","https://openalex.org/W2116737161","https://openalex.org/W2120567867","https://openalex.org/W2121631615","https://openalex.org/W2126965867","https://openalex.org/W2131687310","https://openalex.org/W2135436810","https://openalex.org/W2138046274","https://openalex.org/W2138557100","https://openalex.org/W2141331665","https://openalex.org/W2151136951","https://openalex.org/W2154230458","https://openalex.org/W2172071777","https://openalex.org/W2350984674","https://openalex.org/W2393621984"],"related_works":["https://openalex.org/W350273603","https://openalex.org/W2393495588","https://openalex.org/W2354228963","https://openalex.org/W96259911","https://openalex.org/W2168225754","https://openalex.org/W4394432779","https://openalex.org/W2264198644","https://openalex.org/W2338839821","https://openalex.org/W2040011247","https://openalex.org/W2123446697"],"abstract_inverted_index":{"The":[0,104,145],"problems":[1],"existing":[2],"in":[3],"the":[4,9,34,52,58,68,79,101,134,138,142],"binary":[5,143],"logic":[6,13,140],"system":[7],"and":[8,31,46,78,97,118,126,141],"advantages":[10],"of":[11,55,64,67,113,153,156],"multiple-valued":[12,139,157],"(MVL)":[14],"are":[15,73],"introduced.":[16],"A":[17,39],"literal":[18,60,116],"circuit":[19,117],"with":[20,44],"three-track-output":[21],"structure":[22,66],"is":[23,49,57,76,81,106,122],"created":[24],"based":[25],"on":[26],"resonant":[27],"tunneling":[28],"diodes":[29],"(RTDs)":[30],"it":[32,119],"has":[33],"most":[35],"basic":[36],"memory":[37],"function.":[38],"ternary":[40,69],"RTD":[41,59,70,94,115,158],"D":[42,71],"flip-flop":[43,72,111,159],"pre-set":[45],"pre-reset":[47],"functions":[48],"also":[50,129,148],"designed,":[51],"key":[53],"module":[54],"which":[56],"circuit.":[61],"Two":[62],"types":[63,155],"output":[65],"optional:":[74],"one":[75],"three-track":[77,102],"other":[80,154],"single-track;":[82],"these":[83],"two":[84],"structures":[85],"can":[86,147],"be":[87,149],"transformed":[88],"conveniently":[89],"by":[90,108],"merely":[91],"adding":[92],"tri-valued":[93],"NAND,":[95],"NOR,":[96],"inverter":[98],"units":[99],"after":[100],"output.":[103],"design":[105,152],"verified":[107],"simulation.":[109],"Ternary":[110],"consists":[112],"an":[114],"not":[120],"only":[121],"easy":[123],"to":[124],"understand":[125],"implement":[127],"but":[128],"provides":[130],"a":[131],"solution":[132],"for":[133,151],"algebraic":[135],"interface":[136],"between":[137],"logic.":[144],"method":[146],"used":[150],"circuits.":[160]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}