{"id":"https://openalex.org/W2529712053","doi":"https://doi.org/10.1631/fitee.1500293","title":"Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme","display_name":"Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2529712053","doi":"https://doi.org/10.1631/fitee.1500293","mag":"2529712053"},"language":"en","primary_location":{"id":"doi:10.1631/fitee.1500293","is_oa":false,"landing_page_url":"https://doi.org/10.1631/fitee.1500293","pdf_url":null,"source":{"id":"https://openalex.org/S4210189857","display_name":"Frontiers of Information Technology & Electronic Engineering","issn_l":"2095-9184","issn":["2095-9184","2095-9230"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Frontiers of Information Technology & Electronic Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102873661","display_name":"Liang Geng","orcid":"https://orcid.org/0000-0002-6123-2353"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Geng","raw_affiliation_strings":["College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, 310027, China","College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, 310027, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043025337","display_name":"Jizhong Shen","orcid":"https://orcid.org/0000-0002-9031-2379"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ji-zhong Shen","raw_affiliation_strings":["College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, 310027, China","College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, 310027, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015001757","display_name":"Congyuan Xu","orcid":"https://orcid.org/0000-0001-7020-3119"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cong-yuan Xu","raw_affiliation_strings":["College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, 310027, China","College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, 310027, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5043025337"],"corresponding_institution_ids":["https://openalex.org/I76130692"],"apc_list":{"value":2990,"currency":"USD","value_usd":2990},"apc_paid":null,"fwci":0.88,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.76712055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"17","issue":"9","first_page":"962","last_page":"972"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6915276646614075},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.6408007144927979},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6392574310302734},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.5648194551467896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5310649871826172},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5242729187011719},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5158073902130127},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5106685757637024},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.470692902803421},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.33195945620536804},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.31265974044799805},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.2975112199783325},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28876495361328125},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23408249020576477},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2322123944759369},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22969618439674377},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18870809674263},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.10576045513153076}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6915276646614075},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.6408007144927979},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6392574310302734},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.5648194551467896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5310649871826172},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5242729187011719},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5158073902130127},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5106685757637024},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.470692902803421},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.33195945620536804},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.31265974044799805},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.2975112199783325},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28876495361328125},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23408249020576477},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2322123944759369},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22969618439674377},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18870809674263},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.10576045513153076},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1631/fitee.1500293","is_oa":false,"landing_page_url":"https://doi.org/10.1631/fitee.1500293","pdf_url":null,"source":{"id":"https://openalex.org/S4210189857","display_name":"Frontiers of Information Technology & Electronic Engineering","issn_l":"2095-9184","issn":["2095-9184","2095-9230"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Frontiers of Information Technology & Electronic Engineering","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1572010907","https://openalex.org/W1969440359","https://openalex.org/W1989865071","https://openalex.org/W1994898876","https://openalex.org/W2039473024","https://openalex.org/W2052800037","https://openalex.org/W2055872856","https://openalex.org/W2056378213","https://openalex.org/W2058996914","https://openalex.org/W2078992878","https://openalex.org/W2080936166","https://openalex.org/W2085822974","https://openalex.org/W2095703308","https://openalex.org/W2100673061","https://openalex.org/W2109195618","https://openalex.org/W2111299930","https://openalex.org/W2128218350","https://openalex.org/W2137310043","https://openalex.org/W2145876393","https://openalex.org/W2149778532","https://openalex.org/W2150924088","https://openalex.org/W2170265438","https://openalex.org/W2222885907","https://openalex.org/W2326715752","https://openalex.org/W3152276953","https://openalex.org/W4229831418"],"related_works":["https://openalex.org/W4366088550","https://openalex.org/W1572462408","https://openalex.org/W3202265160","https://openalex.org/W2370230625","https://openalex.org/W1986692689","https://openalex.org/W2972012041","https://openalex.org/W3136927342","https://openalex.org/W2530531464","https://openalex.org/W2803734506","https://openalex.org/W2029866618"],"abstract_inverted_index":{"A":[0],"novel":[1],"dual-edge":[2],"implicit":[3,102],"pulse-triggered":[4],"flip-flop":[5],"with":[6,90,127],"an":[7,78],"embedded":[8],"clock-gating":[9,20],"scheme":[10,21,28],"(DIFF-CGS)":[11],"is":[12,117],"proposed,":[13],"which":[14],"employs":[15],"a":[16],"transmission-gate-logic":[17],"(TGL)":[18],"based":[19],"in":[22,84,100,122],"the":[23,31,35,52,74,106,110,113],"pulse":[24,103],"generation":[25,104],"stage.":[26],"This":[27],"conditionally":[29],"disables":[30],"inverter":[32],"chain":[33],"when":[34],"input":[36],"data":[37],"are":[38,54],"kept":[39],"unchanged,":[40],"so":[41],"redundant":[42],"transitions":[43],"of":[44,51,80,86,112],"delayed":[45],"clock":[46],"signals":[47],"and":[48,105],"internal":[49],"nodes":[50],"latch":[53,108],"all":[55],"eliminated,":[56],"leading":[57],"to":[58,82],"low":[59,128],"power":[60,87],"efficiency.":[61],"Based":[62],"on":[63],"SMIC":[64],"65":[65],"nm":[66],"technology,":[67],"extensive":[68],"post-layout":[69],"simulation":[70],"results":[71],"show":[72],"that":[73],"proposed":[75],"DIFF-CGS":[76,116],"gains":[77],"improvement":[79],"41.39%":[81],"56.21%":[83],"terms":[85],"consumption,":[88],"compared":[89],"its":[91],"counterparts":[92],"at":[93],"10%":[94],"data-switching":[95,129],"activity.":[96],"Also,":[97],"full-swing":[98],"operations":[99],"both":[101],"static":[107],"improve":[109],"robustness":[111],"design.":[114],"Thus,":[115],"suitable":[118],"for":[119],"low-power":[120],"applications":[121],"very-large-scale":[123],"integration":[124],"(VLSI)":[125],"designs":[126],"activities.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}