{"id":"https://openalex.org/W3189162081","doi":"https://doi.org/10.1587/transinf.2020lop0010","title":"Nonvolatile Field-Programmable Gate Array Using a Standard-Cell-Based Design Flow","display_name":"Nonvolatile Field-Programmable Gate Array Using a Standard-Cell-Based Design Flow","publication_year":2021,"publication_date":"2021-07-31","ids":{"openalex":"https://openalex.org/W3189162081","doi":"https://doi.org/10.1587/transinf.2020lop0010","mag":"3189162081"},"language":"en","primary_location":{"id":"doi:10.1587/transinf.2020lop0010","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2020lop0010","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E104.D/8/E104.D_2020LOP0010/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/transinf/E104.D/8/E104.D_2020LOP0010/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005147311","display_name":"Daisuke Suzuki","orcid":"https://orcid.org/0000-0002-8329-5734"},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Daisuke SUZUKI","raw_affiliation_strings":["University of Aizu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Aizu","institution_ids":["https://openalex.org/I141591182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro HANYU","raw_affiliation_strings":["Tohoku University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tohoku University","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07997557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"E104.D","issue":"8","first_page":"1111","last_page":"1120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8748047351837158},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7250003218650818},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.6534048914909363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.540450930595398},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5320804119110107},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.531875491142273},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5006520748138428},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4836769998073578},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4784962236881256},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4744350016117096},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4526689648628235},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.43209943175315857},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.4253383278846741},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4042332172393799},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3713792860507965},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29700058698654175},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20094603300094604},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.12968039512634277},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12742826342582703},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09498465061187744}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8748047351837158},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7250003218650818},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.6534048914909363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.540450930595398},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5320804119110107},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.531875491142273},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5006520748138428},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4836769998073578},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4784962236881256},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4744350016117096},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4526689648628235},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.43209943175315857},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.4253383278846741},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4042332172393799},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3713792860507965},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29700058698654175},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20094603300094604},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.12968039512634277},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12742826342582703},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09498465061187744},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transinf.2020lop0010","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2020lop0010","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E104.D/8/E104.D_2020LOP0010/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/transinf.2020lop0010","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2020lop0010","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E104.D/8/E104.D_2020LOP0010/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2462727618","display_name":"Optimization algorithm for nonvolatile FPGA and its CAD tool implementation","funder_award_id":"20K11725","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G3480674542","display_name":null,"funder_award_id":"JPMJCR19K3","funder_id":"https://openalex.org/F4320338075","funder_display_name":"Core Research for Evolutional Science and Technology"},{"id":"https://openalex.org/G6718509927","display_name":null,"funder_award_id":"CREST","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"},{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3189162081.pdf","grobid_xml":"https://content.openalex.org/works/W3189162081.grobid-xml"},"referenced_works_count":48,"referenced_works":["https://openalex.org/W811376922","https://openalex.org/W1523051745","https://openalex.org/W1669114967","https://openalex.org/W2005602803","https://openalex.org/W2058483530","https://openalex.org/W2076872062","https://openalex.org/W2082974756","https://openalex.org/W2089356732","https://openalex.org/W2094797776","https://openalex.org/W2096445739","https://openalex.org/W2115598106","https://openalex.org/W2115599792","https://openalex.org/W2138840350","https://openalex.org/W2150049803","https://openalex.org/W2150528147","https://openalex.org/W2304605759","https://openalex.org/W2416799949","https://openalex.org/W2417231355","https://openalex.org/W2564534017","https://openalex.org/W2589240706","https://openalex.org/W2604877941","https://openalex.org/W2744530947","https://openalex.org/W2751904527","https://openalex.org/W2773042115","https://openalex.org/W2789823079","https://openalex.org/W2789939892","https://openalex.org/W2799745003","https://openalex.org/W2897303255","https://openalex.org/W2911464632","https://openalex.org/W2917368104","https://openalex.org/W2931304915","https://openalex.org/W2946765146","https://openalex.org/W2951713654","https://openalex.org/W2957361546","https://openalex.org/W2962856739","https://openalex.org/W2963616141","https://openalex.org/W2965634106","https://openalex.org/W2967487348","https://openalex.org/W2967812935","https://openalex.org/W2988212920","https://openalex.org/W3004320494","https://openalex.org/W3006196114","https://openalex.org/W3046471834","https://openalex.org/W3048503986","https://openalex.org/W3104870461","https://openalex.org/W4230995605","https://openalex.org/W4233309187","https://openalex.org/W4236408538"],"related_works":["https://openalex.org/W2480852620","https://openalex.org/W2246445978","https://openalex.org/W2182398074","https://openalex.org/W2118828191","https://openalex.org/W2135636985","https://openalex.org/W3081983157","https://openalex.org/W4237841534","https://openalex.org/W3023652529","https://openalex.org/W2030707889","https://openalex.org/W2071567894"],"abstract_inverted_index":{"A":[0],"nonvolatile":[1,55],"field-programmable":[2],"gate":[3],"array":[4],"(NV-FPGA),":[5],"where":[6,31],"the":[7,20,32,60,85,99,102],"circuit-configuration":[8],"information":[9],"still":[10],"remains":[11],"without":[12],"power":[13,22],"supply,":[14],"offers":[15],"a":[16,42,50,82,112],"powerful":[17],"solution":[18],"against":[19],"standby":[21],"issue.":[23],"In":[24],"this":[25],"paper,":[26],"an":[27],"NV-FPGA":[28,87,104],"is":[29,88,105],"proposed":[30,86,103],"programmable":[33],"logic":[34],"and":[35,46,73,98],"interconnect":[36],"function":[37],"blocks":[38],"are":[39,47],"described":[40],"in":[41,107],"hardware":[43],"description":[44],"language":[45],"pushed":[48],"through":[49],"standard-cell-based":[51,61],"design":[52,62],"flow":[53,63],"with":[54,78,109],"flip-flops.":[56],"The":[57],"use":[58],"of":[59,101,111],"makes":[64],"it":[65],"possible":[66],"to":[67,74],"migrate":[68],"any":[69],"arbitrary":[70],"process":[71],"technology":[72],"perform":[75],"architecture-level":[76],"simulation":[77],"physical":[79],"information.":[80],"As":[81],"typical":[83],"example,":[84],"designed":[89],"under":[90],"55nm":[91],"CMOS/100nm":[92],"magnetic":[93],"tunnel":[94],"junction":[95],"(MTJ)":[96],"technologies,":[97],"performance":[100],"evaluated":[106],"comparison":[108],"that":[110],"CMOS-only":[113],"volatile":[114],"FPGA.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}