{"id":"https://openalex.org/W3193193493","doi":"https://doi.org/10.1587/transinf.2020lop0008","title":"The Fractional-N All Digital Frequency Locked Loop with Robustness for PVT Variation and Its Application for the Microcontroller Unit","display_name":"The Fractional-N All Digital Frequency Locked Loop with Robustness for PVT Variation and Its Application for the Microcontroller Unit","publication_year":2021,"publication_date":"2021-07-31","ids":{"openalex":"https://openalex.org/W3193193493","doi":"https://doi.org/10.1587/transinf.2020lop0008","mag":"3193193493"},"language":"en","primary_location":{"id":"doi:10.1587/transinf.2020lop0008","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2020lop0008","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E104.D/8/E104.D_2020LOP0008/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/transinf/E104.D/8/E104.D_2020LOP0008/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060091667","display_name":"Ryoichi Miyauchi","orcid":"https://orcid.org/0000-0002-4323-1808"},"institutions":[{"id":"https://openalex.org/I161296585","display_name":"Tokyo University of Science","ror":"https://ror.org/05sj3n476","country_code":"JP","type":"education","lineage":["https://openalex.org/I161296585"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Ryoichi MIYAUCHI","raw_affiliation_strings":["Tokyo University of Science"],"affiliations":[{"raw_affiliation_string":"Tokyo University of Science","institution_ids":["https://openalex.org/I161296585"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034227258","display_name":"Akio Yoshida","orcid":null},"institutions":[{"id":"https://openalex.org/I162282272","display_name":"ROHM","ror":"https://ror.org/00vttj605","country_code":"JP","type":"company","lineage":["https://openalex.org/I162282272"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akio YOSHIDA","raw_affiliation_strings":["ROHM Co., Ltd"],"affiliations":[{"raw_affiliation_string":"ROHM Co., Ltd","institution_ids":["https://openalex.org/I162282272"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005675071","display_name":"Shuya Nakano","orcid":null},"institutions":[{"id":"https://openalex.org/I118574687","display_name":"University of Miyazaki","ror":"https://ror.org/0447kww10","country_code":"JP","type":"education","lineage":["https://openalex.org/I118574687"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shuya NAKANO","raw_affiliation_strings":["University of Miyazaki"],"affiliations":[{"raw_affiliation_string":"University of Miyazaki","institution_ids":["https://openalex.org/I118574687"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101725426","display_name":"Hiroki Tamura","orcid":"https://orcid.org/0000-0002-1064-3443"},"institutions":[{"id":"https://openalex.org/I118574687","display_name":"University of Miyazaki","ror":"https://ror.org/0447kww10","country_code":"JP","type":"education","lineage":["https://openalex.org/I118574687"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki TAMURA","raw_affiliation_strings":["University of Miyazaki"],"affiliations":[{"raw_affiliation_string":"University of Miyazaki","institution_ids":["https://openalex.org/I118574687"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101777998","display_name":"Koichi Tanno","orcid":"https://orcid.org/0000-0003-3548-5178"},"institutions":[{"id":"https://openalex.org/I118574687","display_name":"University of Miyazaki","ror":"https://ror.org/0447kww10","country_code":"JP","type":"education","lineage":["https://openalex.org/I118574687"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koichi TANNO","raw_affiliation_strings":["University of Miyazaki"],"affiliations":[{"raw_affiliation_string":"University of Miyazaki","institution_ids":["https://openalex.org/I118574687"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011734890","display_name":"Yutaka Fukuchi","orcid":"https://orcid.org/0000-0002-2416-9578"},"institutions":[{"id":"https://openalex.org/I161296585","display_name":"Tokyo University of Science","ror":"https://ror.org/05sj3n476","country_code":"JP","type":"education","lineage":["https://openalex.org/I161296585"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yutaka FUKUCHI","raw_affiliation_strings":["Tokyo University of Science"],"affiliations":[{"raw_affiliation_string":"Tokyo University of Science","institution_ids":["https://openalex.org/I161296585"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078550773","display_name":"Yukio Kawamura","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yukio KAWAMURA","raw_affiliation_strings":["LAPIS Semiconductor Co., Ltd"],"affiliations":[{"raw_affiliation_string":"LAPIS Semiconductor Co., Ltd","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100995001","display_name":"Yuki Kodama","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuki KODAMA","raw_affiliation_strings":["LAPIS Semiconductor Co., Ltd"],"affiliations":[{"raw_affiliation_string":"LAPIS Semiconductor Co., Ltd","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013012799","display_name":"Yuichi Sekiya","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuichi SEKIYA","raw_affiliation_strings":["LAPIS Semiconductor Co., Ltd"],"affiliations":[{"raw_affiliation_string":"LAPIS Semiconductor Co., Ltd","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5060091667"],"corresponding_institution_ids":["https://openalex.org/I161296585"],"apc_list":null,"apc_paid":null,"fwci":0.1003,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42620507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"E104.D","issue":"8","first_page":"1146","last_page":"1153"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7930145263671875},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7800853252410889},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7191344499588013},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.6628435850143433},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.564964771270752},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5576053261756897},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5393246412277222},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.5223694443702698},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4024209976196289},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3792203366756439},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.3128725290298462},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.2394050657749176},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09348192811012268},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0911637544631958}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7930145263671875},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7800853252410889},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7191344499588013},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.6628435850143433},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.564964771270752},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5576053261756897},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5393246412277222},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.5223694443702698},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4024209976196289},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3792203366756439},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.3128725290298462},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2394050657749176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09348192811012268},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0911637544631958},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transinf.2020lop0008","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2020lop0008","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E104.D/8/E104.D_2020LOP0008/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/transinf.2020lop0008","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2020lop0008","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E104.D/8/E104.D_2020LOP0008/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3193193493.pdf","grobid_xml":"https://content.openalex.org/works/W3193193493.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1544882865","https://openalex.org/W1993666101","https://openalex.org/W2048321553","https://openalex.org/W2086249599","https://openalex.org/W2103063175","https://openalex.org/W2124768176","https://openalex.org/W2724176187","https://openalex.org/W2770619519","https://openalex.org/W2772713618","https://openalex.org/W2794899867","https://openalex.org/W2883108165","https://openalex.org/W2883328949","https://openalex.org/W2954369409","https://openalex.org/W3121068353","https://openalex.org/W3128737410"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W1522446673","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W4321068651","https://openalex.org/W2139484866"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,20,30,35,40,82,99,115],"Fractional-N":[4],"All":[5],"Digital":[6],"Frequency":[7],"Locked":[8],"Loop":[9],"(ADFLL)":[10],"with":[11],"Robustness":[12],"for":[13,19,104],"PVT":[14,58,105],"variation":[15,106],"and":[16,50,85,114],"its":[17],"application":[18],"microcontroller":[21],"unit.":[22],"The":[23,76],"conventional":[24,41],"FLL":[25,42],"is":[26,118,125],"difficult":[27],"to":[28,121],"achieve":[29],"required":[31],"specification":[32],"by":[33,57,107],"using":[34,88,108],"fine":[36],"CMOS":[37,92],"process.":[38,93],"Especially,":[39],"has":[43,102],"some":[44],"problems":[45],"such":[46],"as":[47],"unexpected":[48],"operation":[49],"long":[51],"lock":[52,116],"time":[53,117],"that":[54],"are":[55],"caused":[56],"variation.":[59],"To":[60],"overcome":[61],"these":[62,95],"problems,":[63],"we":[64,97],"propose":[65],"a":[66,89],"new":[67],"ADFLL":[68,78,101],"which":[69],"uses":[70],"dynamic":[71,109],"selecting":[72,110],"digital":[73,111],"filter":[74,112],"coefficients.":[75],"proposed":[77,100],"was":[79],"evaluatied":[80],"through":[81],"HSPICE":[83],"simulation":[84],"fabricating":[86],"chips":[87],"0.13":[90],"\u00b5m":[91],"From":[94],"results,":[96],"observed":[98],"robustness":[103],"coefficient,":[113],"improved":[119],"up":[120],"57%,":[122],"clock":[123],"jitter":[124],"0.85":[126],"nsec.":[127]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}