{"id":"https://openalex.org/W2786158196","doi":"https://doi.org/10.1587/transinf.2017rcp0012","title":"ArchHDL: A Novel Hardware RTL Modeling and High-Speed Simulation Environment","display_name":"ArchHDL: A Novel Hardware RTL Modeling and High-Speed Simulation Environment","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2786158196","doi":"https://doi.org/10.1587/transinf.2017rcp0012","mag":"2786158196"},"language":"en","primary_location":{"id":"doi:10.1587/transinf.2017rcp0012","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2017rcp0012","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E101.D/2/E101.D_2017RCP0012/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/transinf/E101.D/2/E101.D_2017RCP0012/_pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101424734","display_name":"Shimpei Sato","orcid":"https://orcid.org/0000-0003-0292-1391"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shimpei SATO","raw_affiliation_strings":["Tokyo Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000110706","display_name":"Ryohei Kobayashi","orcid":"https://orcid.org/0000-0003-2175-9828"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryohei KOBAYASHI","raw_affiliation_strings":["University of Tsukuba"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010523030","display_name":"Kenji Kise","orcid":"https://orcid.org/0000-0002-3003-4872"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenji KISE","raw_affiliation_strings":["Tokyo Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101424734"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.2628,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.47992153,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"E101.D","issue":"2","first_page":"344","last_page":"353"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8868972063064575},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5146433115005493},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5041073560714722},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4855194091796875}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8868972063064575},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5146433115005493},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5041073560714722},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4855194091796875}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1587/transinf.2017rcp0012","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2017rcp0012","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E101.D/2/E101.D_2017RCP0012/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},{"id":"pmh:oai:irdb.nii.ac.jp:00843:0001636815","is_oa":true,"landing_page_url":"https://tsukuba.repo.nii.ac.jp/records/46699","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal article"},{"id":"pmh:oai:t2r2.star.titech.ac.jp:50719892","is_oa":false,"landing_page_url":"http://t2r2.star.titech.ac.jp/cgi-bin/publicationinfo.cgi?q_publication_content_number=CTT100927155","pdf_url":null,"source":{"id":"https://openalex.org/S4377196385","display_name":"Tokyo Tech Research Repository (Tokyo Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I114531698","host_organization_name":"Tokyo Institute of Technology","host_organization_lineage":["https://openalex.org/I114531698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"},{"id":"pmh:oai:tsukuba.repo.nii.ac.jp:00046699","is_oa":false,"landing_page_url":"http://hdl.handle.net/2241/00152026","pdf_url":null,"source":{"id":"https://openalex.org/S4306402076","display_name":"Terrestrial Environment Research Center (University of Tsukuba)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I146399215","host_organization_name":"University of Tsukuba","host_organization_lineage":["https://openalex.org/I146399215"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"doi:10.1587/transinf.2017rcp0012","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2017rcp0012","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E101.D/2/E101.D_2017RCP0012/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1069223013","display_name":null,"funder_award_id":"JSPS KAKENHI","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G3459562248","display_name":null,"funder_award_id":"Grant","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G4227499671","display_name":null,"funder_award_id":"KAKENHI Grant","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G4636223006","display_name":null,"funder_award_id":"JSPS KAK","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G5786340949","display_name":null,"funder_award_id":"KAKENHI Grant Number","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G7525915324","display_name":"Research on High-speed Emulation of Large Scale Many-core Processors","funder_award_id":"16H02794","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G8430481527","display_name":null,"funder_award_id":"Number","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2786158196.pdf","grobid_xml":"https://content.openalex.org/works/W2786158196.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W602520086","https://openalex.org/W1567646530","https://openalex.org/W1983394510","https://openalex.org/W1996076165","https://openalex.org/W2006500015","https://openalex.org/W2010355028","https://openalex.org/W2041502505","https://openalex.org/W2054261835","https://openalex.org/W2079751107","https://openalex.org/W2085627099","https://openalex.org/W2104321180","https://openalex.org/W2113302371","https://openalex.org/W2122740326","https://openalex.org/W2151925011","https://openalex.org/W2537881464","https://openalex.org/W2612093424","https://openalex.org/W3144573862","https://openalex.org/W3146200412","https://openalex.org/W4240267682","https://openalex.org/W4247806563"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W2350741829","https://openalex.org/W2530322880","https://openalex.org/W1596801655"],"abstract_inverted_index":{"LSIs":[0],"are":[1,61,168,193,227,335],"generally":[2,32],"designed":[3],"through":[4],"four":[5],"stages":[6],"including":[7],"architectural":[8,18,64,99],"design,":[9,11,13,22,68],"logic":[10,21,67,102],"circuit":[12,175],"and":[14,20,50,66,78,94,101,108,136,179,225,249,258,313],"physical":[15],"design.":[16,103],"In":[17,85],"design":[19,65,81,100],"designers":[23,171,192],"describe":[24,172],"their":[25],"target":[26],"hardware":[27,52,77,92,110,121,130,156,198,316],"in":[28,187,207,213,247],"RTL.":[29],"However,":[30],"they":[31,226],"use":[33],"different":[34],"languages":[35],"for":[36,63,74,98,155,231,267],"each":[37],"phase.":[38],"Typically":[39],"a":[40,51,76,90,119,138,152,173,177,197,243,309,323,332],"general":[41],"purpose":[42],"programming":[43],"language":[44,54,123,154,167],"such":[45,55],"as":[46,56,176],"C":[47],"or":[48,59,233],"C++":[49],"description":[53,122,203,206],"Verilog":[57,133,147,208,218,310],"HDL":[58,134,148,219,311],"VHDL":[60],"used":[62,228],"respectively.":[69],"That":[70],"is":[71,83,151,215,294],"time-consuming":[72],"way":[73],"designing":[75],"more":[79],"efficient":[80],"environment":[82,97,105,115],"required.":[84],"this":[86,166],"paper,":[87],"we":[88,241],"propose":[89],"new":[91,120,153],"modeling":[93,158],"high-speed":[95],"simulation":[96,252,265,280,291],"Our":[104],"realizes":[106,184],"writing":[107],"verifying":[109],"by":[111,221,271,282,292],"one":[112],"language.":[113],"The":[114,162,264],"consists":[116],"of":[117,165,238,328,331],"(1)":[118,170],"called":[124],"ArchHDL,":[125],"which":[126],"enables":[127],"to":[128,146,195,204,217,229,308],"simulate":[129],"faster":[131,277],"than":[132,278],"simulation,":[135],"(2)":[137,180],"source":[139],"code":[140,145,307,312],"translation":[141,223],"tool":[142,224],"from":[143,200],"ArchHDL":[144,150,182,214,248,272,293,306],"code.":[149],"RTL":[157,205,290],"based":[159],"on":[160,254,297,318],"C++.":[161,188],"key":[163],"features":[164],"that":[169,288],"combinational":[174],"function":[178],"the":[181,222,236,251,268,279,289,298,305,315],"library":[183],"non-blocking":[185],"assignment":[186],"Using":[189],"these":[190],"features,":[191],"able":[194],"write":[196],"transparently":[199],"abstracted":[201],"level":[202],"HDL-like":[209],"style.":[210],"Source":[211],"codes":[212,220],"converted":[216],"synthesize":[230],"FPGAs":[232],"ASICs.":[234],"As":[235],"evaluation":[237],"our":[239],"environment,":[240],"implemented":[242],"practical":[244],"many-core":[245,325],"processor":[246],"measured":[250],"speed":[253,266,281],"an":[255,259,319],"Intel":[256,260,269,299],"CPU":[257,270],"Xeon":[261,300],"Phi":[262,301],"processor.":[263,302],"achieves":[273],"about":[274],"4.5":[275],"times":[276],"Synopsys":[283],"VCS.":[284],"We":[285,303],"also":[286],"confirmed":[287],"efficiently":[295],"parallelized":[296],"convert":[304],"estimated":[314],"utilization":[317],"FPGA.":[320],"To":[321],"implement":[322],"48-node":[324],"processor,":[326],"71%":[327],"entire":[329],"resources":[330],"Virtex-7":[333],"FPGA":[334],"consumed.":[336]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}