{"id":"https://openalex.org/W2254492234","doi":"https://doi.org/10.1587/transinf.2015pap0022","title":"Ultrasmall: A Tiny Soft Processor Architecture with Multi-Bit Serial Datapaths for FPGAs","display_name":"Ultrasmall: A Tiny Soft Processor Architecture with Multi-Bit Serial Datapaths for FPGAs","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2254492234","doi":"https://doi.org/10.1587/transinf.2015pap0022","mag":"2254492234"},"language":"en","primary_location":{"id":"doi:10.1587/transinf.2015pap0022","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2015pap0022","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/12/E98.D_2015PAP0022/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/12/E98.D_2015PAP0022/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059694753","display_name":"Shinya Takamaeda-Yamazaki","orcid":"https://orcid.org/0000-0003-3441-1695"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shinya TAKAMAEDA-YAMAZAKI","raw_affiliation_strings":["Nara Institute of Science and Technology"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022392040","display_name":"Hiroshi Nakatsuka","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi NAKATSUKA","raw_affiliation_strings":["Tokyo Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071471877","display_name":"Yuichiro Tanaka","orcid":"https://orcid.org/0000-0001-6974-070X"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuichiro TANAKA","raw_affiliation_strings":["Tokyo Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010523030","display_name":"Kenji Kise","orcid":"https://orcid.org/0000-0002-3003-4872"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenji KISE","raw_affiliation_strings":["Tokyo Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059694753"],"corresponding_institution_ids":["https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61800487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"E98.D","issue":"12","first_page":"2150","last_page":"2158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8656960129737854},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8489693999290466},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5799964070320129},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5521939992904663},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5373448729515076},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4767818748950958},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4642871618270874},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4468367099761963},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44658592343330383},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33090096712112427},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1437670886516571}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8656960129737854},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8489693999290466},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5799964070320129},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5521939992904663},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5373448729515076},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4767818748950958},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4642871618270874},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4468367099761963},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44658592343330383},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33090096712112427},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1437670886516571},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transinf.2015pap0022","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2015pap0022","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/12/E98.D_2015PAP0022/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/transinf.2015pap0022","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2015pap0022","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/12/E98.D_2015PAP0022/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2254492234.pdf","grobid_xml":"https://content.openalex.org/works/W2254492234.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W1996766135","https://openalex.org/W2010948088","https://openalex.org/W2048929744","https://openalex.org/W2078726412","https://openalex.org/W2116556237","https://openalex.org/W2157364933","https://openalex.org/W3147312088","https://openalex.org/W6653327745","https://openalex.org/W6662529012","https://openalex.org/W6677337564","https://openalex.org/W6683315422"],"related_works":["https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W1967938402","https://openalex.org/W122453572","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"Soft":[0],"processors":[1],"are":[2],"widely":[3],"used":[4],"in":[5,14],"FPGA-based":[6],"embedded":[7],"computing":[8],"systems.":[9],"For":[10],"such":[11],"purposes,":[12],"efficiency":[13],"resource":[15,79,138],"utilization":[16,80],"is":[17],"as":[18,20],"important":[19],"high":[21],"performance.":[22],"This":[23,74],"paper":[24],"proposes":[25],"Ultrasmall,":[26],"a":[27,36,65],"new":[28],"soft":[29,131],"processor":[30],"architecture":[31,43],"for":[32,69,98],"FPGAs.":[33],"Ultrasmall":[34,63,123,140],"supports":[35],"subset":[37],"of":[38,54,71,82,115,127],"the":[39,52,59,78,84,113,128,136,147],"MIPS-I":[40],"instruction":[41],"set":[42],"and":[44],"employs":[45],"an":[46],"area":[47],"efficient":[48],"microarchitecture":[49],"to":[50,89,135],"reduce":[51,112],"use":[53],"FPGA":[55],"resources.":[56],"While":[57],"supporting":[58],"original":[60],"32-bit":[61],"ISA,":[62],"uses":[64],"2-bit":[66],"serial":[67],"ALU":[68],"all":[70],"its":[72],"operations.":[73],"approach":[75],"significantly":[76],"reduces":[77],"instead":[81],"increasing":[83],"performance":[85,145],"overheads.":[86],"In":[87,133],"addition":[88,134],"these":[90],"device-independent":[91],"optimizations,":[92],"we":[93],"applied":[94],"several":[95],"device-dependent":[96],"optimizations":[97],"Xilinx":[99],"Spartan-3E":[100],"FPGAs":[101],"using":[102,108],"4-input":[103],"lookup":[104],"tables":[105],"(LUTs).":[106],"Optimizations":[107],"specific":[109],"primitives":[110],"aggressively":[111],"number":[114],"occupied":[116],"slices.":[117],"Our":[118],"evaluation":[119],"result":[120],"shows":[121],"that":[122],"occupies":[124],"only":[125],"84%":[126],"previous":[129,148],"small":[130],"processor.":[132],"utilized":[137],"reduction,":[139],"achieves":[141],"2.9":[142],"times":[143],"higher":[144],"than":[146],"approach.":[149]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}