{"id":"https://openalex.org/W1990617521","doi":"https://doi.org/10.1587/transinf.2014rcp0013","title":"Performance Modeling of Stencil Computing on a Stream-Based FPGA Accelerator for Efficient Design Space Exploration","display_name":"Performance Modeling of Stencil Computing on a Stream-Based FPGA Accelerator for Efficient Design Space Exploration","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1990617521","doi":"https://doi.org/10.1587/transinf.2014rcp0013","mag":"1990617521"},"language":"en","primary_location":{"id":"doi:10.1587/transinf.2014rcp0013","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2014rcp0013","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/2/E98.D_2014RCP0013/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/2/E98.D_2014RCP0013/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011267871","display_name":"Keisuke Dohi","orcid":null},"institutions":[{"id":"https://openalex.org/I43777268","display_name":"Nagasaki University","ror":"https://ror.org/058h74p94","country_code":"JP","type":"education","lineage":["https://openalex.org/I43777268"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keisuke DOHI","raw_affiliation_strings":["Graduate School of Enginnering, Nagasaki University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Enginnering, Nagasaki University","institution_ids":["https://openalex.org/I43777268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042296876","display_name":"Koji Okina","orcid":null},"institutions":[{"id":"https://openalex.org/I43777268","display_name":"Nagasaki University","ror":"https://ror.org/058h74p94","country_code":"JP","type":"education","lineage":["https://openalex.org/I43777268"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji OKINA","raw_affiliation_strings":["Graduate School of Enginnering, Nagasaki University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Enginnering, Nagasaki University","institution_ids":["https://openalex.org/I43777268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050884004","display_name":"Rie Soejima","orcid":null},"institutions":[{"id":"https://openalex.org/I43777268","display_name":"Nagasaki University","ror":"https://ror.org/058h74p94","country_code":"JP","type":"education","lineage":["https://openalex.org/I43777268"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Rie SOEJIMA","raw_affiliation_strings":["Graduate School of Enginnering, Nagasaki University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Enginnering, Nagasaki University","institution_ids":["https://openalex.org/I43777268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106183057","display_name":"Yuichiro Shibata","orcid":null},"institutions":[{"id":"https://openalex.org/I43777268","display_name":"Nagasaki University","ror":"https://ror.org/058h74p94","country_code":"JP","type":"education","lineage":["https://openalex.org/I43777268"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuichiro SHIBATA","raw_affiliation_strings":["Graduate School of Enginnering, Nagasaki University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Enginnering, Nagasaki University","institution_ids":["https://openalex.org/I43777268"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111880500","display_name":"Kiyoshi Oguri","orcid":null},"institutions":[{"id":"https://openalex.org/I43777268","display_name":"Nagasaki University","ror":"https://ror.org/058h74p94","country_code":"JP","type":"education","lineage":["https://openalex.org/I43777268"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kiyoshi OGURI","raw_affiliation_strings":["Graduate School of Enginnering, Nagasaki University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Enginnering, Nagasaki University","institution_ids":["https://openalex.org/I43777268"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I43777268"],"apc_list":null,"apc_paid":null,"fwci":2.8078,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.8973964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"E98.D","issue":"2","first_page":"298","last_page":"308"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.9099147915840149},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8160852789878845},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7990072965621948},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7823505401611328},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7387655377388},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7249288558959961},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5949737429618835},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.4935249090194702},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.41915959119796753},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.41076067090034485},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3931681513786316},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36707019805908203},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35747790336608887},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30739760398864746},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08552882075309753}],"concepts":[{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.9099147915840149},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8160852789878845},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7990072965621948},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7823505401611328},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7387655377388},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7249288558959961},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5949737429618835},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.4935249090194702},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.41915959119796753},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.41076067090034485},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3931681513786316},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36707019805908203},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35747790336608887},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30739760398864746},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08552882075309753},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transinf.2014rcp0013","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2014rcp0013","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/2/E98.D_2014RCP0013/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/transinf.2014rcp0013","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2014rcp0013","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/2/E98.D_2014RCP0013/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8143468459","display_name":"Construction of a green computing infrastructure using FPGA accelerators with power feed control","funder_award_id":"25330066","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1990617521.pdf","grobid_xml":"https://content.openalex.org/works/W1990617521.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W198029994","https://openalex.org/W594283781","https://openalex.org/W1586293437","https://openalex.org/W1997597015","https://openalex.org/W2018319947","https://openalex.org/W2071206553","https://openalex.org/W2076848169","https://openalex.org/W2090997799","https://openalex.org/W2119042753","https://openalex.org/W2154786353","https://openalex.org/W4240791849","https://openalex.org/W4242435189"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2177020196","https://openalex.org/W2269990635","https://openalex.org/W2108242004","https://openalex.org/W4312985392","https://openalex.org/W2042762783","https://openalex.org/W1429949169","https://openalex.org/W4283730710","https://openalex.org/W4313484792","https://openalex.org/W4282568311"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,29,50],"discuss":[4],"performance":[5,34],"modeling":[6],"of":[7,24,78,91,99,115],"3-D":[8],"stencil":[9],"computing":[10],"on":[11],"an":[12],"FPGA":[13],"accelerator":[14],"with":[15,88],"a":[16,56,64,74],"high-level":[17,65],"synthesis":[18,66],"environment,":[19],"aiming":[20],"for":[21,68,81,102],"efficient":[22],"exploration":[23],"user-space":[25],"design":[26,93,100],"parameters.":[27],"First,":[28],"analyze":[30],"resource":[31],"utilization":[32],"and":[33,70,119],"to":[35,45],"formulate":[36],"these":[37],"relationships":[38],"as":[39,55],"mathematical":[40],"models.":[41,112],"Then,":[42],"in":[43],"order":[44],"evaluate":[46],"our":[47,111],"proposed":[48],"models,":[49],"implement":[51],"heat":[52],"conduction":[53],"simulations":[54],"benchmark":[57],"application,":[58],"by":[59,109],"using":[60,110,120],"MaxCompiler,":[61],"which":[62,72],"is":[63,73],"tool":[67],"FPGAs,":[69],"MaxGenFD,":[71],"domain":[75],"specific":[76],"framework":[77],"the":[79,96],"MaxCompiler":[80],"finite-difference":[82],"equation":[83],"solvers.":[84],"The":[85,113],"experimental":[86],"results":[87],"various":[89],"settings":[90],"architectural":[92],"parameters":[94,101],"show":[95],"best":[97],"combination":[98],"pipeline":[103],"structure":[104],"can":[105],"be":[106],"systematically":[107],"found":[108],"effects":[114],"changing":[116],"arithmetic":[117],"accuracy":[118],"data":[121],"stream":[122],"compression":[123],"are":[124],"also":[125],"discussed.":[126]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}