{"id":"https://openalex.org/W2010995573","doi":"https://doi.org/10.1587/transinf.2014rcp0009","title":"Fault-Tolerant FPGA: Architectures and Design for Programmable Logic Intellectual Property Core in SoC","display_name":"Fault-Tolerant FPGA: Architectures and Design for Programmable Logic Intellectual Property Core in SoC","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2010995573","doi":"https://doi.org/10.1587/transinf.2014rcp0009","mag":"2010995573"},"language":"en","primary_location":{"id":"doi:10.1587/transinf.2014rcp0009","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2014rcp0009","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/2/E98.D_2014RCP0009/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/2/E98.D_2014RCP0009/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki AMAGASAKI","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051831948","display_name":"Qian Zhao","orcid":"https://orcid.org/0000-0003-0032-1974"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Qian ZHAO","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro IIDA","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109427367","display_name":"Morihiro Kuga","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morihiro KUGA","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori SUEYOSHI","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3294,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59853195,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"E98.D","issue":"2","first_page":"252","last_page":"261"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8390295505523682},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7500545978546143},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7471067309379578},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6729769706726074},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.60661381483078},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5546850562095642},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4637293219566345},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.46365389227867126},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.45408183336257935},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4192754626274109},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3833242952823639},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20986557006835938},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.1337466537952423},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10151630640029907},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.07726472616195679},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06368699669837952}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8390295505523682},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7500545978546143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7471067309379578},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6729769706726074},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.60661381483078},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5546850562095642},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4637293219566345},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.46365389227867126},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.45408183336257935},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4192754626274109},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3833242952823639},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20986557006835938},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.1337466537952423},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10151630640029907},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.07726472616195679},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06368699669837952},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transinf.2014rcp0009","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2014rcp0009","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/2/E98.D_2014RCP0009/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/transinf.2014rcp0009","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transinf.2014rcp0009","pdf_url":"https://www.jstage.jst.go.jp/article/transinf/E98.D/2/E98.D_2014RCP0009/_pdf","source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"},{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2010995573.pdf","grobid_xml":"https://content.openalex.org/works/W2010995573.grobid-xml"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W1579554035","https://openalex.org/W1594667974","https://openalex.org/W1831088354","https://openalex.org/W1993237560","https://openalex.org/W2003145829","https://openalex.org/W2035847677","https://openalex.org/W2037371243","https://openalex.org/W2054149682","https://openalex.org/W2068920660","https://openalex.org/W2075977842","https://openalex.org/W2087493637","https://openalex.org/W2093426958","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2114181278","https://openalex.org/W2168493238","https://openalex.org/W2481527223"],"related_works":["https://openalex.org/W2368888192","https://openalex.org/W1607849496","https://openalex.org/W2147419146","https://openalex.org/W2197466303","https://openalex.org/W1512285683","https://openalex.org/W2187918628","https://openalex.org/W4239388060","https://openalex.org/W2135636985","https://openalex.org/W2139569078","https://openalex.org/W2367310356"],"abstract_inverted_index":{"In":[0,72,96],"this":[1,97],"paper,":[2],"we":[3,74,99],"propose":[4],"fault-tolerant":[5,109],"field-programmable":[6],"gate":[7],"array":[8,88],"(FPGA)":[9],"architectures":[10,51,115],"and":[11,59,65,106,123],"their":[12],"design":[13],"framework":[14],"for":[15,62,69,80],"intellectual":[16],"property":[17],"(IP)":[18],"cores":[19,38],"in":[20,26],"system-on-chip":[21],"(SoC).":[22],"Unlike":[23],"discrete":[24],"FPGAs,":[25],"which":[27],"the":[28,101,107,121,126,134],"integration":[29],"scale":[30],"can":[31,85],"be":[32],"made":[33],"relatively":[34],"large,":[35],"programmable":[36,93],"IP":[37,94],"must":[39],"correspond":[40],"to":[41,91],"arrays":[42],"of":[43,49,103],"various":[44,87],"sizes.":[45],"The":[46],"key":[47],"features":[48],"our":[50,114,137],"are":[52],"a":[53,66,140],"regular":[54],"tile":[55],"structure,":[56],"spare":[57],"modules":[58],"bypass":[60],"wires":[61],"fault":[63,142],"avoidance,":[64],"configuration":[67],"mechanism":[68],"single-cycle":[70],"reconfiguration.":[71],"addition,":[73],"utilize":[75],"routing":[76],"tools,":[77],"namely":[78],"EasyRouter":[79],"proposed":[81,108],"architecture.":[82],"This":[83],"tool":[84],"handle":[86],"sizes":[89],"corresponding":[90],"developed":[92],"cores.":[95],"evaluation,":[98],"compared":[100,128],"performances":[102],"conventional":[104],"FPGAs":[105],"FPGA":[110,138],"architectures.":[111],"On":[112],"average,":[113],"have":[116],"less":[117],"than":[118],"1.82":[119],"times":[120,125],"area":[122],"1.11":[124],"delay":[127],"with":[129],"traditional":[130],"island-style":[131],"FPGAs.":[132],"At":[133],"same":[135],"time,":[136],"shows":[139],"higher":[141],"tolerant":[143],"performance.":[144]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}