{"id":"https://openalex.org/W4414172105","doi":"https://doi.org/10.1587/transfun.2025vlp0009","title":"Nested-Pipeline Delta-Stepping Scalable FPGA Accelerator for Parallel Single-Source Shortest Path with High-Level Synthesis","display_name":"Nested-Pipeline Delta-Stepping Scalable FPGA Accelerator for Parallel Single-Source Shortest Path with High-Level Synthesis","publication_year":2025,"publication_date":"2025-09-09","ids":{"openalex":"https://openalex.org/W4414172105","doi":"https://doi.org/10.1587/transfun.2025vlp0009"},"language":"en","primary_location":{"id":"doi:10.1587/transfun.2025vlp0009","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transfun.2025vlp0009","pdf_url":"https://www.jstage.jst.go.jp/article/transfun/advpub/0/advpub_2025VLP0009/_pdf","source":{"id":"https://openalex.org/S166990724","display_name":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences","issn_l":"0916-8508","issn":["0916-8508","1745-1337"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.jstage.jst.go.jp/article/transfun/advpub/0/advpub_2025VLP0009/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Haopeng MENG","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Haopeng MENG","raw_affiliation_strings":["The University of Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100885113","display_name":"Kazutoshi Wakabayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazutoshi WAKABAYASHI","raw_affiliation_strings":["The University of Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto IKEDA","raw_affiliation_strings":["The University of Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20605793,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E109.A","issue":"3","first_page":"563","last_page":"570"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9855999946594238,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9855999946594238,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9725000262260437,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9674999713897705,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6614000201225281},{"id":"https://openalex.org/keywords/shortest-path-problem","display_name":"Shortest path problem","score":0.6330000162124634},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5911999940872192},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.45829999446868896},{"id":"https://openalex.org/keywords/constrained-shortest-path-first","display_name":"Constrained Shortest Path First","score":0.289900004863739}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7950999736785889},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6614000201225281},{"id":"https://openalex.org/C22590252","wikidata":"https://www.wikidata.org/wiki/Q1058754","display_name":"Shortest path problem","level":3,"score":0.6330000162124634},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5911999940872192},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4625999927520752},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.45829999446868896},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3337000012397766},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31790000200271606},{"id":"https://openalex.org/C178067994","wikidata":"https://www.wikidata.org/wiki/Q1128278","display_name":"Constrained Shortest Path First","level":5,"score":0.289900004863739},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.24979999661445618}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transfun.2025vlp0009","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transfun.2025vlp0009","pdf_url":"https://www.jstage.jst.go.jp/article/transfun/advpub/0/advpub_2025VLP0009/_pdf","source":{"id":"https://openalex.org/S166990724","display_name":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences","issn_l":"0916-8508","issn":["0916-8508","1745-1337"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/transfun.2025vlp0009","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transfun.2025vlp0009","pdf_url":"https://www.jstage.jst.go.jp/article/transfun/advpub/0/advpub_2025VLP0009/_pdf","source":{"id":"https://openalex.org/S166990724","display_name":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences","issn_l":"0916-8508","issn":["0916-8508","1745-1337"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4414172105.pdf","grobid_xml":"https://content.openalex.org/works/W4414172105.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1985241583","https://openalex.org/W2057112598","https://openalex.org/W2097717378","https://openalex.org/W2107173440","https://openalex.org/W2282294254","https://openalex.org/W2294347342","https://openalex.org/W2344729295","https://openalex.org/W2584785188","https://openalex.org/W2899691047","https://openalex.org/W2915780780","https://openalex.org/W2973152414","https://openalex.org/W3007436455","https://openalex.org/W3012204286","https://openalex.org/W3092315650","https://openalex.org/W3130678148","https://openalex.org/W3138353446","https://openalex.org/W3174630504","https://openalex.org/W4200197440","https://openalex.org/W4211113317","https://openalex.org/W4220883019"],"related_works":[],"abstract_inverted_index":{"Delta-Stepping":[0,69,153,156],"is":[1,22],"a":[2,68,73,121,144,162],"parallel":[3,86],"algorithm":[4],"commonly":[5],"used":[6],"to":[7,42,84,106,109,129,137,148,151,157,161],"solve":[8],"Single":[9],"Source":[10],"Shortest":[11],"Path":[12],"(SSSP)":[13],"problems":[14],"in":[15,56],"graph":[16,167],"benchmarks":[17],"like":[18],"Graph500.":[19],"Although":[20],"it":[21,142],"highly":[23],"effective":[24],"for":[25,37,60],"very":[26],"large":[27],"graphs":[28,39],"(over":[29],"one":[30],"billion":[31],"edges),":[32],"its":[33],"advantages":[34],"greatly":[35],"diminish":[36],"medium-to-large":[38],"(around":[40],"100,000":[41],"10":[43],"million":[44],"edges).":[45],"Moreover,":[46],"Delta-Stepping's":[47],"complex":[48],"bucket":[49],"structure":[50,76],"makes":[51],"hardware":[52,58,70],"implementation":[53],"challenging,":[54],"resulting":[55],"few":[57],"accelerators":[59,111],"this":[61,64],"algorithm.":[62],"In":[63],"paper,":[65],"we":[66],"propose":[67],"accelerator":[71,134],"using":[72],"nested":[74,94],"pipeline":[75],"designed":[77],"with":[78],"High-Level":[79],"Synthesis":[80],"(HLS),":[81],"supporting":[82],"up":[83,136,147],"32":[85,126],"units.":[87],"Our":[88,118],"design":[89],"simplifies":[90],"the":[91],"handling":[92],"of":[93,104,123,146,165],"loops":[95],"and":[96],"resource":[97],"conflicts.":[98],"Simulation":[99],"results":[100],"show":[101],"frequency":[102],"improvements":[103],"1.19\u00d7":[105],"3.07\u00d7":[107],"compared":[108,150],"traditional":[110],"based":[112],"on":[113],"Dijkstra":[114],"or":[115],"Bellman-Ford":[116],"algorithms.":[117],"approach":[119],"achieves":[120,143],"self-speedup":[122],"17.63\u00d7":[124],"at":[125],"parallelism.":[127],"Compared":[128],"previous":[130],"FPGA":[131],"implementations,":[132,154],"our":[133],"provides":[135],"11.77\u00d7":[138],"higher":[139],"performance.":[140],"Furthermore,":[141],"speedup":[145],"23.08\u00d7":[149],"software-based":[152],"enabling":[155],"be":[158],"effectively":[159],"applied":[160],"wider":[163],"range":[164],"practical":[166],"processing":[168],"tasks.":[169]},"counts_by_year":[],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}