{"id":"https://openalex.org/W4410981118","doi":"https://doi.org/10.1587/transfun.2024eap1180","title":"A Cache Memory with 3-Level Tile-Based Data Layout and Tag-Memory Optimization Method for 2-D Data Access","display_name":"A Cache Memory with 3-Level Tile-Based Data Layout and Tag-Memory Optimization Method for 2-D Data Access","publication_year":2025,"publication_date":"2025-06-03","ids":{"openalex":"https://openalex.org/W4410981118","doi":"https://doi.org/10.1587/transfun.2024eap1180"},"language":"en","primary_location":{"id":"doi:10.1587/transfun.2024eap1180","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transfun.2024eap1180","pdf_url":"https://www.jstage.jst.go.jp/article/transfun/advpub/0/advpub_2024EAP1180/_pdf","source":{"id":"https://openalex.org/S166990724","display_name":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences","issn_l":"0916-8508","issn":["0916-8508","1745-1337"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.jstage.jst.go.jp/article/transfun/advpub/0/advpub_2024EAP1180/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042628837","display_name":"baokang WANG","orcid":null},"institutions":[{"id":"https://openalex.org/I11912373","display_name":"Micron (United States)","ror":"https://ror.org/02fv52296","country_code":"US","type":"company","lineage":["https://openalex.org/I11912373"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baokang WANG","raw_affiliation_strings":["Micron Technology Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Micron Technology Inc","institution_ids":["https://openalex.org/I11912373"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103292496","display_name":"Min Yu","orcid":"https://orcid.org/0000-0001-9299-4804"},"institutions":[{"id":"https://openalex.org/I4210149962","display_name":"Sanming University","ror":"https://ror.org/044pany34","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210149962"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min YU","raw_affiliation_strings":["Sanming University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sanming University","institution_ids":["https://openalex.org/I4210149962"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081401090","display_name":"wenlun ZHANG","orcid":null},"institutions":[{"id":"https://openalex.org/I11912373","display_name":"Micron (United States)","ror":"https://ror.org/02fv52296","country_code":"US","type":"company","lineage":["https://openalex.org/I11912373"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wenlun ZHANG","raw_affiliation_strings":["Micron Technology Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Micron Technology Inc","institution_ids":["https://openalex.org/I11912373"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11332008,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E108.A","issue":"12","first_page":"1612","last_page":"1619"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9830999970436096,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9830999970436096,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9642000198364258,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9552000164985657,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8124005794525146},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6677640676498413},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.626781165599823},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5284754037857056},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4383998513221741},{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.4265406131744385},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.36710408329963684},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.3358633518218994},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32561665773391724}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8124005794525146},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6677640676498413},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.626781165599823},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5284754037857056},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4383998513221741},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.4265406131744385},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.36710408329963684},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.3358633518218994},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32561665773391724},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transfun.2024eap1180","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transfun.2024eap1180","pdf_url":"https://www.jstage.jst.go.jp/article/transfun/advpub/0/advpub_2024EAP1180/_pdf","source":{"id":"https://openalex.org/S166990724","display_name":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences","issn_l":"0916-8508","issn":["0916-8508","1745-1337"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1587/transfun.2024eap1180","is_oa":true,"landing_page_url":"https://doi.org/10.1587/transfun.2024eap1180","pdf_url":"https://www.jstage.jst.go.jp/article/transfun/advpub/0/advpub_2024EAP1180/_pdf","source":{"id":"https://openalex.org/S166990724","display_name":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences","issn_l":"0916-8508","issn":["0916-8508","1745-1337"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4410981118.pdf","grobid_xml":"https://content.openalex.org/works/W4410981118.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W1498436796","https://openalex.org/W1543046963","https://openalex.org/W1571379214","https://openalex.org/W1596255968","https://openalex.org/W2098220211","https://openalex.org/W2098379190","https://openalex.org/W2109222446","https://openalex.org/W2127881761","https://openalex.org/W2158158791","https://openalex.org/W2745931585","https://openalex.org/W2798308051","https://openalex.org/W2799446878","https://openalex.org/W2927910206","https://openalex.org/W3193709667","https://openalex.org/W4297816428","https://openalex.org/W6670005448","https://openalex.org/W6725856931","https://openalex.org/W6811614034"],"related_works":["https://openalex.org/W2167303720","https://openalex.org/W2012518269","https://openalex.org/W4243772489","https://openalex.org/W57688818","https://openalex.org/W2109715593","https://openalex.org/W4226093591","https://openalex.org/W4246122698","https://openalex.org/W1581731722","https://openalex.org/W2363750085","https://openalex.org/W3003475812"],"abstract_inverted_index":{"Cache":[0],"tiling":[1,30,62],"or":[2],"recursive":[3,32],"data":[4,9,18,33,80,105,130,161],"layouts":[5,23,34,106],"for":[6,78,188],"two-dimensional":[7],"(2-D)":[8],"access":[10,81],"has":[11],"been":[12],"proposed":[13,119,156,177],"to":[14,60,89,182],"ameliorate":[15],"the":[16,98,103,109,118,122,155,176],"poor":[17],"locality":[19,101],"caused":[20],"by":[21,136,163],"conventional":[22,129,190],"like":[24],"row-major":[25],"and":[26,31,82,132,142],"column-major.":[27],"However,":[28],"cache":[29,71,141,157,191],"require":[35],"non-conventional":[36],"address":[37,63,113],"computation,":[38],"which":[39],"involves":[40],"bit-level":[41],"manipulations":[42],"that":[43,186],"are":[44],"not":[45],"supported":[46],"in":[47,56],"current":[48],"processors,":[49],"there":[50],"is":[51],"also":[52],"a":[53,70,83,159,189],"significant":[54],"overhead":[55,174],"execution":[57],"time":[58],"due":[59],"software-based":[61,112],"calculation.":[64],"In":[65],"this":[66],"paper,":[67],"we":[68],"design":[69],"memory":[72],"with":[73,158],"hardware-based":[74],"tile/line":[75],"accessibility":[76],"support":[77],"2-D":[79],"tile-set-based":[84],"tag":[85],"comparison":[86],"(TSTC)":[87],"scheme":[88],"optimize":[90],"overall":[91],"hardware":[92,173],"scale":[93],"overhead.":[94],"Our":[95],"technique":[96],"captures":[97],"benefits":[99],"of":[100,102,111,124,175,185],"sophisticated":[104],"while":[107],"avoiding":[108],"cost":[110],"computation.":[114],"Simulation":[115],"results":[116],"show":[117],"method":[120,179],"improves":[121],"performance":[123,193],"matrix":[125,151],"multiplication":[126],"(MM)":[127],"over":[128],"layout":[131,135],"Z-Morton":[133],"order":[134],"reducing":[137],"L1":[138],"cache,":[139],"L2":[140],"Translation":[143],"Lookaside":[144],"Buffer":[145],"(TLB)":[146],"misses,":[147],"especially":[148],"at":[149],"larger":[150],"sizes.":[152],"We":[153],"implement":[154],"SIMD-based":[160],"path":[162],"using":[164],"40":[165],"nm":[166],"Complementary":[167],"Metal-Oxide-Semiconductor":[168],"(CMOS)":[169],"technology.":[170],"The":[171],"entire":[172],"TSTC":[178],"was":[180],"reduced":[181],"only":[183],"10%":[184],"required":[187],"without":[192],"degradation.":[194]},"counts_by_year":[],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}