{"id":"https://openalex.org/W3082210610","doi":"https://doi.org/10.1587/transfun.2019kep0002","title":"Approximate FPGA-Based Multipliers Using Carry-Inexact Elementary Modules","display_name":"Approximate FPGA-Based Multipliers Using Carry-Inexact Elementary Modules","publication_year":2020,"publication_date":"2020-08-31","ids":{"openalex":"https://openalex.org/W3082210610","doi":"https://doi.org/10.1587/transfun.2019kep0002","mag":"3082210610"},"language":"en","primary_location":{"id":"doi:10.1587/transfun.2019kep0002","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transfun.2019kep0002","pdf_url":null,"source":{"id":"https://openalex.org/S166990724","display_name":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences","issn_l":"0916-8508","issn":["0916-8508","1745-1337"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100681268","display_name":"Yi Guo","orcid":"https://orcid.org/0000-0002-8050-5388"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yi GUO","raw_affiliation_strings":["Graduate School of Information, Production and System, Waseda University"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and System, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089205282","display_name":"Heming Sun","orcid":"https://orcid.org/0000-0001-5583-4895"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Heming SUN","raw_affiliation_strings":["JST, PRESTO","Waseda Research Institute for Science and Engineering"],"affiliations":[{"raw_affiliation_string":"JST, PRESTO","institution_ids":[]},{"raw_affiliation_string":"Waseda Research Institute for Science and Engineering","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026073659","display_name":"Ping LEI","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ping LEI","raw_affiliation_strings":["Graduate School of Information, Production and System, Waseda University"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and System, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103496033","display_name":"Shinji Kimura","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinji KIMURA","raw_affiliation_strings":["Graduate School of Information, Production and System, Waseda University"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and System, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100681268"],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.51027225,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"E103.A","issue":"9","first_page":"1054","last_page":"1062"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.8556354641914368},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.714698076248169},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5212512612342834},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5143202543258667},{"id":"https://openalex.org/keywords/elementary-function","display_name":"Elementary function","score":0.43319547176361084},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42770087718963623},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3854103684425354},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2891354560852051},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.05318516492843628},{"id":"https://openalex.org/keywords/economics","display_name":"Economics","score":0.04295244812965393}],"concepts":[{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.8556354641914368},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.714698076248169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5212512612342834},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5143202543258667},{"id":"https://openalex.org/C182408441","wikidata":"https://www.wikidata.org/wiki/Q824282","display_name":"Elementary function","level":2,"score":0.43319547176361084},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42770087718963623},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3854103684425354},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2891354560852051},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.05318516492843628},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.04295244812965393},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1587/transfun.2019kep0002","is_oa":false,"landing_page_url":"https://doi.org/10.1587/transfun.2019kep0002","pdf_url":null,"source":{"id":"https://openalex.org/S166990724","display_name":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences","issn_l":"0916-8508","issn":["0916-8508","1745-1337"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W1988918651","https://openalex.org/W2020217519","https://openalex.org/W2106484393","https://openalex.org/W2124651102","https://openalex.org/W2497368240","https://openalex.org/W2535375934","https://openalex.org/W2560114385","https://openalex.org/W2578985517","https://openalex.org/W2612139336","https://openalex.org/W2808908725","https://openalex.org/W2808980609","https://openalex.org/W3013744920","https://openalex.org/W4238685532"],"related_works":["https://openalex.org/W2365743651","https://openalex.org/W3016264392","https://openalex.org/W1604898313","https://openalex.org/W2117014006","https://openalex.org/W2363391165","https://openalex.org/W4233815414","https://openalex.org/W2372170743","https://openalex.org/W1491899005","https://openalex.org/W1493795614","https://openalex.org/W2122010041"],"abstract_inverted_index":{"Approximate":[0],"multiplier":[1,122,139,173],"design":[2,152,174],"is":[3,140,167,190],"an":[4,36],"effective":[5],"technique":[6],"to":[7,169,192],"improve":[8],"hardware":[9],"performance":[10],"at":[11],"the":[12,64,88,93,133,136,147,194],"cost":[13],"of":[14,43,127,135,196],"accuracy":[15],"loss.":[16],"The":[17,73,162,171],"current":[18],"approximate":[19,60,108,120,197],"multipliers":[20,61,99,109,198],"are":[21,25,77,123],"mostly":[22],"ASIC-based":[23],"and":[24,48,70,75,86,158],"dedicated":[26],"for":[27,39,58,119],"one":[28],"particular":[29],"application.":[30,200],"In":[31,125],"contrast,":[32],"FPGA":[33],"has":[34,175],"been":[35],"attractive":[37],"choice":[38],"many":[40],"applications":[41],"because":[42],"its":[44],"high":[45],"performance,":[46],"reconfigurability,":[47],"fast":[49],"development":[50],"round.":[51],"This":[52],"paper":[53],"presents":[54],"a":[55,176],"novel":[56],"methodology":[57],"designing":[59],"by":[62,80,103,156,160],"employing":[63],"FPGA-based":[65],"fabrics":[66],"(primarily":[67],"look-up":[68],"tables":[69],"carry":[71,84,89],"chains).":[72],"area":[74,155],"latency":[76,165],"significantly":[78],"reduced":[79],"applying":[81],"approximation":[82],"on":[83,100,199],"results":[85],"cutting":[87],"propagation":[90],"path":[91,164],"in":[92],"multiplier.":[94],"Moreover,":[95,186],"we":[96],"explore":[97],"higher-order":[98],"architectural":[101],"space":[102],"using":[104],"our":[105,150],"proposed":[106,137,151,172],"small-size":[107],"as":[110,141,143],"elementary":[111],"modules.":[112],"For":[113],"different":[114],"accuracy-hardware":[115,178],"requirements,":[116],"eight":[117],"configurations":[118],"8\u00d78":[121,138],"discussed.":[124],"terms":[126],"mean":[128],"relative":[129],"error":[130,134],"distance":[131],"(MRED),":[132],"low":[142],"1.06%.":[144],"Compared":[145],"with":[146,183],"exact":[148],"multiplier,":[149],"can":[153],"reduce":[154],"43.66%":[157],"power":[159],"24.24%.":[161],"critical":[163],"reduction":[166],"up":[168],"29.50%.":[170],"better":[177],"tradeoff":[179],"than":[180],"other":[181],"designs":[182],"comparable":[184],"accuracy.":[185],"image":[187],"sharpening":[188],"processing":[189],"used":[191],"assess":[193],"efficiency":[195]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}